Normal view MARC view ISBD view

Analytical modeling of threshold voltage and drain current of gate and channel engineered double gate MOSFET

Publisher: Dhaka Electrical and Electronic Engineering, BUET 2014Description: xviii,61p.Subject(s): MOSFET

Tags from this library: No tags from this library for this title. Add tag(s)

average rating: 0.0 (0 votes)

Item type	Current location	Call number	Copy number	Status	Date due	Barcode
Thesis	Central Library, BUET Reference section	623.9732/ARA/2014 (Browse shelf)	1	Available		113323

Previous	No cover image available No cover image available	No cover image available No cover image available		No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	Next
Previous	623.95 /RIF/2008 Development of a web based education module for verilog HD	623.95/WAL/2014 New metaheuristic algorithms for non-slicing VLSI floorplanning	623.9502/CHE/2000 VLSI handbook	623.9732/ARA/2014 Analytical modeling of threshold voltage and drain current of gate and channel engineered double gate MOSFET	623.9732/EHS/2016 Investigation of transition metal dichalcogenide monolayer channel ion sensitive fet as ph and biomolecule sensors	623.9732/FAR/2016 High performance non-volatile ternary content addressable memory design using memristor-MOSFET hybrid architecture	623.9732/IMT/2015 2-D modeling of subthreshold characteristics of symmetric and asymmetric double gate junctionless field effect transistors	Next

With one CD-ROM

Includes bibliographies

There are no comments for this item.

Koha online