CMOS circuit design, layout, and simulation
by Baker, R. Jacob.
Series: IEEE Press series on microelectronic systems.Publisher: New Jersey The Institute of Electrical and Electronics Engineers (IEEE) 2010Edition: 3rd ed.Description: xxxiii, 1173 p.ISBN: 9780470881323.Subject(s): Logic circuits-Design and construction| Item type | Current location | Call number | Copy number | Status | Date due | Barcode |
|---|---|---|---|---|---|---|
| General Book | Central Library, BUET Circulation section | 623.95/BAK/2010 (Browse shelf) | 1 | Available | 110929 | |
| General Book | Central Library, BUET Circulation section | 623.95/BAK/2010 (Browse shelf) | 2 | Available | 110928 |
Browsing Central Library, BUET Shelves , Shelving location: Circulation section Close shelf browser
|
|
|
|
|
|
|
||
| 623.92/JOH/1989 Design and analysis of fault-tolerant digital systems | 623.94/BOL/1985 Forecasting U.S. electricity demand | 623.94/BOL/1985 Forecasting U.S. electricity demand | 623.95/BAK/2010 CMOS | 623.95/BAK/2010 CMOS | 623.95/BAR/1987 Integrated circuits in digital electronics | 623.95/BAR/1987 Integrated circuits in digital electronics |
There are no comments for this item.