Cover image

Normal view MARC view ISBD view

Design of a high speed crypto-processor ASIC for next generation IT security

by Roy, Niranjan.

Publisher: Dhaka Institute of Information and Communication Technology, BUET Subject(s): Data protection (IT security) -- BangladeshOnline resources: Click here to access online

Tags from this library: No tags from this library for this title. Add tag(s)

Log in to add tags.

average rating: 0.0 (0 votes)

Holdings ( 1 )
Comments ( 0 )

Item type	Current location	Call number	Status	Date due	Barcode
Thesis	Central Library, BUET Reference section	005.82 /ROY/2007 (Browse shelf)	Available		104507

Browsing Central Library, BUET Shelves , Shelving location: Reference section Close shelf browser

Previous			No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	Next
Previous	005.802/BOS/2009 Computer security handbook	005.802/DAS/2012 Handbook on securing cyber-physical critical infrastructure	005.82/KAM/2017 Predictive reversible data hiding schemes for enhanced embedding capacity	005.82 /ROY/2007 Design of a high speed crypto-processor ASIC for next generation IT security	005.82/SHA/2017 Development of a secure online voting system	005.82/SHA/2018 Development of a computer aided learning tool for cryptography	005.82/SHA/2020 Design of a built-in-self-test implemented AES crypto processor ASIC	Next

There are no comments for this item.

Log in to your account to post a comment.

Share