Cover image

Normal view MARC view ISBD view

FPGA implementation of fault tollerent reversible contrast mapping technique

by Mahmudul Hasan.

Publisher: Dhaka Institute of Information and Communication Technology (IICT), BUET 2017Description: ix,118p.Subject(s): Data protectionOnline resources: Click here to access online

Tags from this library: No tags from this library for this title. Add tag(s)

Log in to add tags.

average rating: 0.0 (0 votes)

Holdings ( 1 )
Title notes
Comments ( 0 )

Item type	Current location	Call number	Copy number	Status	Date due	Barcode
Thesis	Central Library, BUET Reference section	005.8/MAH/2017 (Browse shelf)	1	Available		116037

Browsing Central Library, BUET Shelves , Shelving location: Reference section Close shelf browser

Previous	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	Next
Previous	005.8/FAR/2024 What’s on your mind? - mental health disorder risk detection from bangla social media text using weighted ensemble of transformers.	005.8/HAS/2021 Protecting an enterprise network through the deployment of honey pot	005.8/LAB/2017 Secure communication through untrusted server	005.8/MAH/2017 FPGA implementation of fault tollerent reversible contrast mapping technique	005.8/NOV/2019 Enhancing network performance and security of limited-resource cyber-physical networks over railway systems and other emerging systems	005.8/PRI/2021 Data driven classification framework for cyber security breaches	005.8/SUL/2023 Hybrid model for cyberbullying detection from Bangla text in social media	Next

oneCD-ROM

Includes bibliographies

There are no comments for this item.

Log in to your account to post a comment.

Share