DEVELOPMENT OF A LOW COST 16-BIT MICROPROCESSOR TRAINER

, i *1*

i i

. $\vert \cdot \vert$

1

in an Bàitic an L

\ I $\frac{1}{4}$,

.~ ,...,

-.l " .

J. I.

BY **GOLAM MOSTAFA**

SUPERVISED BY DR. CHOWDHURY MOFIZUR RAHMAN

> .-, "~'II\'1\11\ 11\\\1"1"\\1\\\\ \\1\ \11 \ #92772# I

> > A THESIS

SUBMITTED TO THE DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF MASTER OF SCIENCE IN ENGINEERING (COMPUTER SCIENCE AND ENGINEERING)

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING BANGLADESH UNIVERSITY OF ENGINEERING AND TECHNOLOGY DHAKA,BNAGLADESH OCTOBER, 1998

DEVELOPMENT OF A LOW COST 16-BIT MICROPROCESSOR TRAINER

A thesis submitted by

GOLAM MOSTAFA

Roll No: 901807P, Session 1988-89, Registration No: 72343, to the Department of Computer Science and Engineering in Partial Fulfillment of the Requirements for the Degree of Master of Science in Engineering (Computer Science & Engineering). Examination held on: 4/10/98

Approved as to the style and content by \div

10/98

(DR. CHOWDHURY MOFIZUR RAHMAN) Asst. Professor, CSE Department, BUET

WAMMACMANS 110198

(PROF. Dr. M. KAYKOBAD) Head, CSE Department, BUET

SMSYR

(MD: ABDUS SATTAR) Asst. Professor, CSE Department, BUET

(PROF. DR. MD. SAIFUR RAHMAN) EEE Department, BUET

Chairman and Supervisor

Member

Member

Member (External)

DECLARATION

I

疶

This is to declare that the work presented in this thesis is the result of my extensive study and experiments on 'The Development of a Low Cost 16-Bit Microprocessor Trainer' under the supervision of Dr Chowdhury Mofizur Rahman of the Department of Computer Science and Engineering of the Bangladesh University of Engineering and Technology, Dhaka. It is further declared that neither this thesis nor any part thereof has been submitted elsewhere for the award of any degree or diploma.

Signature of the Author

ACKNOWLEDGMENT

The author wishes to make due acknowledgments to the following organizations and persons for their generous support, participation and encouragement for the successful realization of a working 8086 based trainer.

To the Department of Computer Science and Engineering of the Bangladesh University of Engineering and Technology for its support in conducting higher studies in the field of computer science and technology. This favorable atmosphere has led to the materialization of an 8086-based trainer.

To Dr. Syed Mahbubur Rahman, ex-Head of the Department of Computer Science and Engineering of BUET, for his keen interest in this project. In fact, the project was initiated during his time.

To Dr. M. Kaykobad, Professor and Head, Department of Computer Science and Engineering, BUET for his active effort in finding a professor to supervise the project works.

To Dr. Mohammed Ali Chowdhury, Professor, Department of Electrical and Electronic Engineering, BUET, for his continuous encouragement.

To Dr. Chowdhury Mofizur Rahman, Assistant Professor, Department of Computer Science and Engineering, BUET - who is the supervisor of the present work. Special thanks and regards are due to him for his pleasant personality and technical expertise that has supplied most of the fuel necessary for successful completion of the present work.

To Mr. Abdus Satter, Assistant Professor, Department of Computer Science and Engineering, BUET, for his dedication in sparing time to discuss many microprocessor related issues.

To the staff of the department of CSE, DAERS and ADMIN. of BUET who helped me in many ways.

To Engr. Akbar-e-Sarwar, Director of Design Group Limited, Dhaka for his untiring efforts for making the double-layer PCB for the trainer. Without this PCB, the trainer would never be transformed from the engineering prototype to the professional version.

To members of the family, friends and others who shared directly or indirectly the sorrow and happiness that the author was experiencing during the development phase of the trainer.

> Golam Mostafa October, 1998

dedicated to......... Late Moni Singh

, \mathbf{c}

v

 $\mathcal{L}^{\text{max}}_{\text{max}}$, where $\mathcal{L}^{\text{max}}_{\text{max}}$

This thesis contains the technical details of the design, development and construction of an 8086-based 16-bit microprocessor trainer. The trainer has been built using local technology and at lesser cost compared to the foreign made trainer3. The hardware and software design are simple and logical to allow others become acquainted with the design rules. The trainer has been built with the features of a 'Learning and Development System.' The features are (a) edge connectors for developing interfacing circuits, (b) integrated peripheral module containing all the common peripheral controllers (c) the IBM-PC to trainer down loading software and (e) many useful routines and subroutines in the EPROMs.

The trainer has been constructed successfully. All the objectives quoted above have also been achieved.

The trainer has the following hardware features: (a) 8086 CPU, (b) 64Kbytes EPROM, (c) 64 Kbytes RAM, (d) Bus Lines at Edge Connectors for Interfacing Experiments, (e) 5.5"x2.5" Bread Board for Prototyping Circuits, (f) Well-documented User's Manual, (g) 18-Key Hex-key pad for Machine Codes Programming, (h) 9 - Digits 7-Segment Display Window, (i) Memory and Port Decoded Lines Available at Edge Connectors, (j) +5V Power Supply Adapter.

The trainer has also software features like (a) Powerful and Comprehensive Resident Monitor Program, (b) Auto/Manual Data Entry for both Bytes/Word Operations, (c) Program Execution Capability, (d) Forward/Backward/Change/Backspace Facilities, (e) Bytes/Word Examine/Edit Capability, (f) Single Instruction Execution Capabiliiy for Program Debugging, (g) Basic Initialization Routines for Many Peripheral ICs like ADC, DAC, 8251, 8259, (h) Register's Contents can be Examined and Changed, (i) Flag Register's Contents can be Examined in Bit-form and Hex-form, (j) Many Stand-lone Useful Routines and Subroutines to facilitate microprocessor based system design.

This thesis contains detailed description of the procedures and techniques employed for the design, development and construction of the trainer. It is a comprehensive reference containing experimented steps that the designers and academicians may consult to solve microprocessor related problems. This thesis has also documented the description of the new ideas conceived to solve varieties of hardware and software problems. The examples are -- the design of composite memory/port decoder and single stepping routine.

The thesis contains 10 chapters, 6 appendices and a reference caption. Attempt has been made to document the work in the form of descriptive language, schematic diagram, flow chart, assembly and C codes.

한

CONTENTS

÷,

 $\Delta \phi = 0.05$

 $\hat{\mathcal{L}}$

 $\sim 10^7$

 ~ 10

 \mathbb{Z}^2

ý,

 \sim

ix

 \bigcirc

List of Figures

x

1

INTRODUCTION

This chapter gives a brief introduction to the Evolution of Microprocessor, Motivation for the Thesis Work, Detailed Content Outline and the Main Features of the developed Trainer.

Evolution of Microprocessor

A microprocessor is a programmable device. Within it, there are thousands of transistors forming large number of floating type basic logic gates and memory cells. The interconnections between these circuits are established and broken asserting software commands from outside. This way, a single microprocessor chip is used to imple!: ent numerous types of work. The credit for the idea of a general purpose microprocessor goes to one of the Intel engineers who was working on the Japanese camera Co. - Busicom around 1970. The microprocessor can take data from different users and can modify the data exactly the way a user wants. The CPU can give back the modified data to the user.

The arrival of microprocessor has brought revolutionary change in the field of 'Information Technology' and 'Industrial Instrumentation and Control.' Without today's high speed microprocessor, it would be simply impossible to build low cost desktop computers that are processing and presenting' Information' worth million of dollars.

Early microprocessors, during 1974 - 1976, were mainly developed for making business calculators and controlling simple industrial processes. With the passage of time, peoples' mentality evolved and started thinking of 'Time Saving.' They made the personal computers using the early 8-bit microprocessor (8085, 6502, ...) to do their word processing and simple spread sheet works at home without going to the mainframe station located somewhere down town.

The first 16-bit microprocessor, called 8086 appeared in 1978. Enhanced version of 8086, called 80186. appeared in the same year with integrated peripherals. In 1983, the 80286 microprocessor appeared with 'Protected Virtual Mode Addressing' capability and 'Multitasking' support. As application begun to demand more speed, the 80386 (32-bit) appeared in 1986. In 1989, Intel released 80486 (32-bit) with built-in math coprocessor and cache. The Pentium (64-bit) appeared in 1993.

Figure - 1 presents a curve showing the growth of component density per chip versus time.

Figure-t : Growth of Maximum Achievable Ie Components Density.

Motivation for the Present Work

"Microprocessor Fundamentals" is a basic subject offered to computer, electrical and electronic engineering and many other applied disciplines. Because of the enormous popularity of Intel microprocessors, it has become a *de facto* standard of including Intel's 8085 (8-Bit) and 8086 (16-Bit) microprocessors in the curriculum. The study and the understanding of the features of these microprocessors require relevant CPU based trainers. The prescribed text books usually make frequent references to the microprocessor trainers for the clarification of many concepts and the experimentation of new ideas. These trainers are also needed by the professionals engaged in designing and developing microprocessor based industrial control systems and consumer products.

These trainers are non-consumer items and are usually made by the rich companies in the developed countries as a side product in their factories, where the main product is an electronic/electrical consumer product. They have the manpower, machinery, sophisticated development tools etc., worth millions of dollars. Setting up such a million dollar factory to produce these educational trainers, woould merely mean to be a dream - at least, in Bangladesh!

The educational institutions of Bangladesh are in a crying need of these trainers. They could not get them in time due to price hulk and import formalities. As a result, the microprocessor courses are being conducted mainly on paper and black board. Some of the institutions might have their trainers but the numbers are certainly very low compared to the number of students.

Outline of this Thesis

Chapter - 1 is the introduction. It makes a brief survey of the evolution of various microprocessors. A curve is shown to indicate the trend of evolution of microprocessor with time. This chapter has included the motivation behind the development of the 8086 trainer presented in this thesis.

Chapter - 2 has documented the operating procedures of the trainer. The meanings for the labels of the Keys of the 'Keyboard Template' are also given. A component layout of the trainer is provided. The commercial type numbers of the components are also provided. The names of the signals at various pins of the edge connectors are also given. This chapter also contains some example programs for exercising **how to enter a program code into the trainer for execution.**

Chapter - 3 describes the fundamental features of the 8086 microprocessor. The functional description of the pins are presented along with diagrams. The use of DT-R/ and DEN/ signals are illustrated showing their connection with 74LS245 data buffer. The definitions of the processor status signals are given. Special attention is given as to the application of the S4,S3 signals in connection with their possible use for accessing 1Mbyte of memory per segment. A circuit diagram is added showing how these status bits could be decoded to allow the 8086 CPU for accessing 4 Mbytes of memory [1).

The chapter also includes the register architecture of the 8086 processor. An address computation chart is provided along with examples. This chapter also contains a summary of the instruction set.

Chapter - 4 includes the complete schematics of the hardware of the trainer. The total circuit is divided into four subsystems viz., (I) CPU Subsystem, (2) Memory/Port Decoding Subsystem, (3) Memory Subsystem, and (5) Keyboard/Display Subsystem. There is a block diagram showing the overall hardware structure of the trainer. Every subsystem is followed by detailed description of the working principles of the circuit of that subsystem.

Chapter - 5 is the full documentation of the monitor program of the 8086 trainer. The logic of the entire monitor program is summarized into eight flow charts. These flow charts will be fe\requently referred during the study and analyze of the working principles ofthe monitor program.

There is also description corresponding to each key command. For example, how does the trainer response when EXA key is pressed. Or, how does the CPU response when BKS key is pressed. The description has also been augmented by flow charts and program listing.

The chapter contains the source code listing of all the subroutines and the stand-alone routines which are provided as firmware in the EPROMs of the trainer. The various data and lookup tables are also given.

The memory/port and the reserved RAM space maps are provided. The interrupt vector table is also **given.**

Chapter _ 6 contains full technical documentation of an Integrated Peripheral Module containing 2 - Programmable Interval Timers of the type 8253, 1- Analog-to-Digital Converter of type AD08084, 1- Digital-to-Analog Converter of the type AD558, 1- Eight Channel Analog Multiplexer of the type DG508, RS232-TTL-RS232 Converting Chips of the type 489, 488 and a versatile Controller Chip of the type 8256. The 8256 chip contains all the commonly used five functions viz., Parallel I/O, Serial I/O, Timing, Counting and Interrupt Priority Management. This separate board is provided to help convenient implementation of interfacing experiments. Basic initialization routines of all the peripherals are also **given.**

Chapter - 7 has indicated the realistic application of the 8086 trainer. The applications are (1) display of the binary data using an 8255 controller (2) coding and running a Bubble Sort Program (3) Complex timing function generation for the Bedford Inverter and (4) the construction of an EPROM programmer. The chapter also contains full data sheet of the commonly used EPROMs of the type 2716, 2732, 2764, 27128 and 27256. The data sheets include the flow charts of numerous programming algorithms. An example program has been included in this chapter to program an EPROM of the type 2716.

Chapter - 8 documents the serial communication software to download program codes from IBM-PC to the 8086 trainer. The schematic of the hardware interfacing between the trainer and the IBM-PC is given. The transmitter software is developed using assembly/C language and the complete source code listing is provided. The resulting exe file is named scom86.EXE and is provided in a 3.5" disk with the trainer.The trainer's firmware listing is also given.

Chapter - 9 shows a study of the results expected from the trainer and the actual results achieved. The reasons for the discrepancies are described in the discussion caption.

Chapter - 10 makes hints as to possible future good technical works that could be done based on this trainer. The possible areas are 80286 trainer to study PYAM features, ROM-Based Assembler, On-board 8087 math coprocessor and improving the existing monitor program.

Appendix - A includes the schematic diagram of the 8086 system in its maximum mode while operated with an 8087 math coprocessor.

Appendix - B documents the preliminary experimental works for the development of a ROM based Assembler 8086 Trainer. The component layout is given along with an alphanumeric keyboard. The original Hex keyboard is retained to operate the trainer for learning purposes. The appendix contains the full schematic of the IS-segment alphanumeric display system. The ROM character table is also presented. The internal circuitry of the IS-segment display is also provided.

Appendix - C contains data sheets for the 8279 and 8256 programmable controllers. This is provided to make this thesis complete.

Appendix - D describes the manual procedures of making the PCB for the trainer. The PTH (printed through holes) have been made by hand. The procedures of good soldering is also presented in the form of pictorial illustration. This appendix also contains the pictorial view of the PCB artwork.

Appendix - E describes the manual procedures/methodology of fusing the program/data codes of the monitor program into EPROM. This job is usually done by an automatic development system where the program codes are developed in the IBM-PC and then down loaded into the prototype trainer..

Appendix - F includes the color plates of the various board of the trainer. These are the component/wire wrapping sides, the component/solder sides of the final PCB and the solder mask.

Features Summary

8086 MICROPROCESSOR FUNDAMENTALS

2

This chapter is an introduction to the fundamental of 8086 microprocessor. Included are, the detailed description of the various pin functions, the basic timing diagram, internal architecture, register' layout, address computing chart and the instruction set summary.

2.1 **Pin** Diagram and Functions

The 16-bit 8086 microprocessor is packaged in a 40-pin CERDIP (CERamic Dual In Package) or plastic DIP package [Figure - 2.I(a), 2.1(b)]. It is O.3-inch wide and 2-inch long. The pins are separated from each other by O.l-inch. The CPU design has been implemented using HMOS technology to achieve high performance. The 8086 operates at 5MHz, 8086-2 at 8MHz and the 8086-1 at 10 MHz with maximum power dissipation of 2.5W. There are corresponding CMOS versions (80C86,80C86-2,80C86-1) which operate at the same frequencies as for the HMOS 8086 but with maximum power dissipation of IW. The 8086 has two modes of operation viz., Minimum Mode which does not permit connecting a 2nd processor/co-processor in the system and Maximum Mode which allows connecting a second processor/co-processor. Throughout this thesis, we will be studying the 8086 CPU in a minimum mode for better understanding the underlying concepts. Appendix-A includes the maximum mode operation of the 8086 CPU.

Address Bus - 20 Lines

There are 20 address lines and are designated by AI9 - AI5 and AI5 - AOO (embedded in ADI5- AD00) which are shown in Fig-2.1(a) and Fig-2.1(b). Address lines are used by the processor to select a particular memory location of a standard memory or an interface memory for data read/write operation. Since these lines are always originating from the processor and terminating to the memory devices, they are unidirectional output lines. The possible combinations of these lines range from 0000 0000 0000 0000 0000 (binary) to 1111 1111 1111 1111 1111 (binary).

In hex notation the range is from 00000H to FFFFFH. In decimal, the range is from 0 to 1,048,575 which equals to 1,048,576 combinations. This figure indicates that the 8086 CPU can individually select up to 1,048,576 memory locations. Taking 1024 as IK and 8-bit size (I byte) for each memory location as is the normal practice in computer literature, then the total addressable memory becomes I mega' bytes or IMbyte. The address number for the data location of a standard memory or port memory is always treated as an unsigned binary number.

The lower 16 address lines (AI5-AOO) are used to assert the address of a memory location when that location is considered as a port space and is enabled by the LOW level of the M-IO/ line. During port read/write operations, the upper four address lines viz., A19-A16 remain zeros. Thus the 8086 CPU can address up to 65,536 locations of port.

In 8086 CPU, the lower 16 address lines viz., AOl5 - AOOO share common lines with the 16 data signals D15 - D00. This is possible due to the fact that a memory location is selected first and then the data read/write operation takes place. Stating another way, the address assertion and the data dump events never occur at the same time. Therefore, these two distinct information can be multiplexed over the same physical wires in time axis. And the composite signals being carried by these lines may be shown as A015 - AOOO.

Data Bus - 16 Lines multiplexed with AI5-AOO Lines

There are 16 data lines 015-000 (embedded in AOI 5-AOOO) for the 8086 CPU and are time multiplexed with the lower 16 address lines A16-A00. The default read/write operation of the CPU is byte oriented. That is, while the CPU is reading data from memory on its own (while booting up after power up reset), it reads data byte by byte. Then what is the benefit of having 16 data lines? The answer is given saying that the CPU has got powerful instruction by virtue of which the programmer can instruct the CPU to do a word operation. This increases the speed of the system almost by twice. The lower data bye 07-00 is called EVEN data while the upper data byte 015-08 is called ODD data. The Data lines are bidirectional.

Read/Write Control Bus -2 Lines

Fundamentally, only one line should be enough to complete read and write operation on memory chip. Single line can carry either HIGH or LOW logic value and this feature can be utilized to distinguish between read and write operations. In fact Motorola 6802 and 68000 microprocessors use only one line for both read/write operation. Whereas, Intel 8085,8086 use two lines for read/write operations. The choice of I or 2 lines is a matter of design convention and convenience.

To differentiate read/write with standard memory or port memory, use of a separate line makes sense. And it is M-IO/line.

Read Control Line: RD/ - 1 line

This is a single line originating from the CPU and going to the memory (both the standard and the port memory) devices. It carries active low signal to indicate the selected memory chip that the address information asserted to its inputs are now stable and it should now dump the desired data byte on the data bus. Figure -2.1(d) is referred for the timing relationship of this signal with other bus signals.

Write Control Line: WR/ - 1 line

This is also a single output line. This line is connected to both the standard memory and port memory. It carries active low signal to trigger the selected memory chip that the address and data asserted to its

ż.

inputs are now stable and it should absorb the data byte from the data bus. Figure - 2.I(d) shows the timing relationship of this signal with other bus signals.

Memory/Port Control Line: M-IO/ - 1 line

A microcomputer system can have many memory chips. Some of them are RAM and ROM and the rest are certainly port memories being connected with the users devices. By standard convention and practices, the RAM and ROMs are assigned 20-bit unsigned number for the addresses of their internal memory locations. And the input/output controllers (port memories or simply port) are assigned 16-bit/8 bit numbers for the internal memory locations. A single line designated as M-IO/ is used to distinguish between memory or port selection. A high signal on M-IO/ line will enable the memories and a low signal on M-IO/ line will enable the ports.

Memory Bank Control Lines

BHE/ (Byte High Enable) Signal

This signal is multiplexed with S7 signal on pin-34 of the CPU. This is a memory related signal and hence needs to be sampled by an optional latch (refet to section-4.2 schematic). The CPU asserts low level signal over this line when a user instruction requests a WORD oriented or ODD byte data read/write operation. The BHE/ signal has a close association with AOOaddress line as shown below:-

Multiplexed Bus Control Line

ALE Line (Address Latch Enable)

The 16-bit address information from the composite AD15 - AD00 signals is to be sampled and kept to the input address lines of the intended memory location until the data read/write operation is finished. To accomplish this, it is necessary to know the 'Time Point' at which the address signal is being asserted on the composite A015 - AOOO lines. The 8086 CPU does indicate this 'Time Point' by generating a single pulse called ALE over pin-25. This ALE signal could be used to trigger optional O-type flip-flops (for example 74LS373 in section - 4.2) to latch the address information from their inputs to the output. Since ALE signal is generated only once during a read or write operation (refer to page-22), the output of the D-FFs which is in fact address information will remain constant at the input of the memory chip until the data movement operation is completed.

The above reasoning may also be applied for the upper 4 address lines viz., Al9 - A16. The physical wires assigned to carry these signals might in fact carry composite signals like A19/S6 - A16/S3. S6 - S3 stand for Status signals. An optional latch (section - 4.2) can be triggered to sample the A19- A16 information from the composite signal and hold them at the output. Now the lines are free and they may be used to carry the processor Status signals S6-S3.

Processor Control Lines

RST (ReSeT) Line

It is an input line and carries a positive pulse to start the processor from the cold state. The minimum requirement for the width of this pulse is at least four clock periods. The reset pulse is usually supplied by an auxiliary cJock chip of type 8284 (Sec-4.2) and is synchronized with processor clock. At the rising edge of the reset pulse, the CPU will terminate all operations if it was doing something. The CPU will

remain 'Idle' for the duration of the pulse. During the falling edge of the reset pulse, the CPU will undergo an internal reset sequence and will last for about 10 clock periods. During the reset sequence, the following events occur within the CPU:-

At the end of the reset sequence, the processor starts booting up from the absolute memory location $CS:IP = FFFF:0000H$

MN-MIX/ (MiNimum mode or MaXimum mode)

The meaning of the pin signals of the 8086 CPU are sufficiently different when it operates in minimum and maximum modes (Appendix B). Maximum mode allows connecting additional processors/coprocessors to realize multiprocessing environment. Whereas, minimum mode does not permit so. An IC having only40 pins is not capable of funiishing all the functions required by min and max mode operations. To keep the number of pins at minimum while achieving the multiprocessing performance, a jumper pin (pin-33) has been added to the CPU. When MN-MX/ pin is strapped to +5V, the 8086 asserts signals at its various pins as required by the minimum mode operation (Section - 3.1). When the jumper pin is connected to ground potential, the CPU asserts maximum mode signals at its **various pins.**

RDY(ReaDY)

This is an input logic to the processor. The CPU functions normally as long as the logic level at this pin remains high. When the logic level of this pin goes low, the CPU starts inserting 'WAIT States' in its operating clock (page-22). It means that the clock period begins stretching and all bus activities gets frozen. Activities resume when the pin restores high logic level.

The addition of the ROY pin in the CPU allows the utilization of slow memory in the system design. Slow memories are cheap in price but the access time is greater than 200nS. There are in fact some commercial systems requiring huge on-board memories with moderate importance in speed. The RDY line is connected with the controller of the slow memory module. After the reception of the address, data and read signal from the buses, the controller pulls down the RDY line. After the known delay, the slow memory dumps the data on the bus. The controller also receives this information and it immediately releases the RDY line.

The RDY signal is usually provided by the clock chip generator (8284). The output of the slow memory controller is connected to the input of the clock chip (Section - 4.2). This is to allow synchronous operation of the RDY signal with the processor clock.

eLK

The CLK signal is the prime mover to the CPU for the generation of all the timing functions. The clock signal is usually provided by an auxiliary clock generator chip viz., 8284. The clock has a duty cycle of 33% for optimum operation. For details of the clock circuitry, refer see section - 4.2.

+5VSupply

To supply the power for the operation of the internal electronics. The tolerance of the voltage is $5V\pm10\%$ for the 8086 and 5% tolerance for the 8086-1 and 8086-2. The maximum current that may be drawn from the power supply is 340 mA at room temperature.

OVSupply

To sink the +5V supply current. Two pins have been used to provide parallel paths for minimizing the noise.

Interrupt Control Lines

NMI (Non-Maskable Interrupt)

It is an asynchronous external input signal for interrupting the CPU. The active signal is rising edge which is sampled by the processor during the last clock cycle of the instruction being executed. The CPU is directed to an interrupt service routine (abbreviated as ISR) for interrupt 'type 2'. The starting address of the ISR is found by consulting a lookup table called Interrupt Vector Table (IVT) located at space OOOOOH- 003FFH of the main memory. This interrupt can not be disabled by setting the IF-bit of the flag register. This type of interrupt is designated as externally triggered internally vectored hardware interrupt. This input is usually terminated by a pull down resistor of 5Kohm.

INTR (INTeRrupt)

This is also an asynchronous external input to interrupt the CPU. ¹¹ is level sensitive and is sampled by the CPU during the last clock cycle of the instruction being executed. This interrupt is usually funneled by an Interrupt Priority Controller chip like 8259. The type code for the interrupt is supplied by the interrupting device via 8259. The CPU is directed to an ISR consulting the IVT . This interrupt can be disabled by setting the IF-bit of the flag register. This type of interrupt is designated as externally triggered externally vectored hardware interrupt.

INT AI (INTerrupt Acknowledge)

This is an active low signal, generated by the CPU in response to INTR signal. 11 is asserted to inform the interrupting device to dump the 8-bit interrupt type code on the data bus. There are two such pulses that are generated. This output is terminated by a pull up resistor of 5Kohm.

DMA Control Lines

HOLD

An asynchronous input signal asserted by DMA device. The signal must remain high until the DMA service is completed. The CPU samples this input during every machine cycle of an instruction. The input is terminated by a pull down resistor of 5Kohm.

HLDA (HoLD Acknowledge)

The CPU generates an active high signal at this pin in response to the HOLD input. This signal is propagated to the DMA device' to indicate that the local bus has been isolated from the system bus (Section - 4.2). Now the system bus mastership may be owned by the DMA device for direct data transfer to the RAM bypassing the CPU. At the end of DMA action the HOLD line goes low and the CPU also pulls down the HLDA line. The local bus becomes associated with system bus and the CPU regains the bus mastership.

 \sim \sim

Interprocessor Communication Line *TEST Line*

The CPU samples this input during every clock cycle and keeps working if logic low is detected. This line is usually connected with a math coprocessor called 'Floating Point Unit $=$ FPU' in maximum mode operation (8087). The FPU asserts this pin high to inform the 8086 to stop executing its instructions and wait for some computational result to be supplied by the FPU. Refer to Figure- A.2 at page-162.

Utility Lines

DEN/ (Data buffer Enable)

Ihe local bus of the CPU has a very limited current driving capability and isjust good to drive one TTL load. If a user wishes to connect more loads. suitable data buffer (like 74L5245) are to be installed to protect the local bus from being damaged due to overloading. The asynchronous DEN/ (active low) signal is generated by the CPU may be used to enable such data buffers. For minimum systems, this line usually remains open. Refer Fig-2.I(c) for the application of this signal.

DT-RI

This alternate signal is generated by the CPU asynchronously to change the direction of the data buffer being enabled by DEN/ signal. The signal level becomes high if the instruction being executed refers to a write operation on external memory. The signal becomes active low if the instruction is involved in data read operation from the external memory. Please see Fig-2.I(c) below for the implementation of this Iinc.

Fig $-2.1(c)$: Implementing the DEN/ and DT-R/Signals

Processor Status Lines

S3,S4,S5,S6 and S7 Lines

Signals 53,54,55,56 and 57 appearing at the indicated pins of the Fig-2.I(b) arc termed as 5tatus lines. These signals become available just after the assertion of the A 19-A 16 address information. To grasp these status information, suitable electronic circuitry are to be employed. The meaning of these signals are as follows:

S3 and S4 - these two lines indicate the status of the segment being used by the processor for accessing the data/code at the current instruction. These two lines can be used to access up to 4 Mbytes of memory (I Mbyte per Segment) [I]. Refert to Fig - 2.1 (e) for the hardware circuit to realize this concept.

Pin **Loading** Considerations

Sourcing

Every pin can source maximum $400\mu A$ current at minimum 2.4V. if the load increases, the logic level may decrease and the behavior of the CPU will become unpredictable.

Sinking

Every pin can sink about 2.5mA current at maximum 0.45V.

Figure-2.1(d) shows the activities on the 8086 bus during simple read/write operations. The first line show the clock waveform. One cycle of this clock is referred to as 'State' and is designated by the symbol 'T'. The group of states required for the completion of one read or write operation is called a . Machine Cycle'. The total time needed by the CPU to complete the activities of one instruction is called an 'Instruction Cycle'.

To read data from a memory location, the CPU asserts the 20-bit address information on the bus. The ALE signal is generated to demultiplex the address information from the composite AD15 - ADO signals. M-IO/ signal is made 'High' to select memory device. After some delay, the RD/ signal is asserted to hring the data from the bus into the accumulator of the CPU. DT-R/ and DEN/ signals are generated to enable the data buffers if there is any.

Fig - 2,l(d): Basic 8086 System Timing in Minimum Mode (Courtesy Intel Corp,)

Fig - 2.1(e) : Schematic Diagram to Allocate 1MByte per Segment for 8086 using S3, S4 Signals

2.2 **Internal Architecture**

Figure - 2.2(a) is the block diagram of the internal architecture of 8086 microprocessor. The machine is primarily composed of two functional units viz., 'Bus Interface Unit (BIU)' and 'Execution Unit (EU).' Each functional unit is also composed of many subunits.

Fig - 2.2(a) : Functional Blcok Diagram

BIU: Bus Interface Unit

This unit is composed of the following subunits:-

Memory Interface Unit

This unit asserts the 20-bit physical address on the external bus to read/write data/code out of memory.

Instruction Stream Byte Queue

The instruction codes (program codes) goes to the 'Instruction Stream Byte Queue (ISBQ)' over the C-Bus. When the CPU is busy for calculating the address or internal processing, the bus is free and is used to read the instruction codes from the external memory and are stored in the ISBQ. Thus the CPU always gets the instruction bytes from inside except during branch and jump. This increases the throughput of the system.

Segment and Instruction Pointer Registers

There are five registers. Thease are:-

ES : Extra Segment Register. It holds the upper 16-bit of the 20-bit base address of the extra segment.

CS : Code Segment Register. It holds the upper 16-bit of the 20-bit base address of the code segment.

SS : Stack Segment Register. It holds the upper 16-bit of the 20-bit base address of the stack segment

DS : Data Segment Register. It holds the upper 16-bit of the 20-bit base address of the data segment.

IP : Instruction Pointer Register. Its 16-bit content is added with the CS-base address to read code byte.

Address Computing Subunit

Figure - 2.2(b) is the expnaded view of the address computing unit of the BIU unit. The chart shows all possible modes for calculating the 20-bit physical address of a memory operand. Examples :-

Fig - 2.2(b) : Address Computing Unit

$EU = Execution$ Unit

This is composed of the following subunits:-

Working Register Bank

Figure - 2.2(c) shows the layout of the internal registers of the 8086 microprocessor. The programmer can access these registers except the CS and IP registers.

Fig - 2.2(c) : Internal Register Layout

Status/Flag Register

There is a 16-bit status register of which only 9 bits are active. This register reflects the operational status after the execution of each instruction. The flag bits are :-

Instructions 2.3

The instructions of 8086 microproccessor are broadly classified into 6 groups. The mnemonics summary
is given in Figure-2.3(a). Coding templates are given in Figures-2.3(b), 2.3(c) and 2.3(d).

Fig - 2.3 (a): Instruction Mnemonics Summary

'al-

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.

80286 INSTRUCTION SET SUMMARY

Fig-2.3 (b): Coding Template of the Instructions

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems. Protester Wales Day (bedrag industrymentary)
Vice Call 2018 to differ materials below (or parameters)
Vice Call 2018 to differ materials below (or parameters)
Vice Call 2018
Vice Lub, gare Protected Mode Ody (Direct Listeragenes):
Victoria Carlo Cofferent Province New Journalist
Victoria Carlo Cofferent Province New Journalist
Victoria Carlo Cofferent Province
New Jour Gall ETRIBE MAILMAN CT
Papazo by cours in Ct
Finale MailMurrich (Ct CALL = Calt
Dirtict within kaymark buas enas - 2012
Duct pear - \$007 BO2B6 INSTRUCTION SET SUMMARY (Continued) Direct within sagment Shorviong indring infationprise) Direct intersegment Direct intersequent והכורגים שולחה נשטחונות
Ragiotur/mampry **Hampson** Within sep adcorg immed to SP Mithic segment **RET = Return trans** CALL: Register/memory indirect within segment jili? – Uccordiberal jump CONTROL TAMISTER **Beat - Scansting** CHIFS + Compare stars **FURCTION** Tantegraph Adding Immediate to SP ristanski **liko**ski Garly (Dirlest Latinonsgonasti):
Visi czil gató 10 kurne privilege levil
Visi taxlı gatë **END THE CV** roteciad Mode Ochy (kalifaci kiteriagment):
Yra cill gais to teme prviiego level
Vra TSS thechol Woole Daty (RET):
2 different physicipp lives! Imact intersegment $\frac{1}{2}$ $\frac{10011000}{10000}$ 11111111 FORMAT <u> 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</u> -1101011 $\frac{11001011}{1101011}$ $\frac{101010}{10100}$ $\frac{100001}{100000}$ 0.0000 $\frac{1}{2}$ $\overline{}$ 001010101011 $\frac{1}{\sqrt{\frac{1}{1} \cdot \frac{1}{1} \cdot \frac{1}{1$ **THE OFF DOWN**
THE OFF DOWNLOAD -Gilb segment selector drive | anython $\frac{1}{\sqrt{2}}$ signality selector **EARLING Offset Hagment offset** Ź $(11 + 12)$ $(m \times n)$ **CALLED** dsp-hrgh $7 - 0.11 + 0.7$ \cdot a, II + a $\begin{array}{cccc}\n\frac{1}{2} & \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \\
\frac{1}{2} & \frac{1}{2} & \frac{1}{2} & \frac{1}{2}\n\end{array}$ $\begin{array}{cc} 0 & 0 \\ 0 & 0 \\ 0 & 0 \end{array}$ $\frac{1}{2}$ $\frac{1}{3}$ ř, تة
ب 示す ti
B $\frac{1}{2}$ $\frac{1}{2}$ $\frac{4}{5}$ \vec{a} ij **ELDCK COUNT** Franker $1 - 11 - n$ 63.89
63.89 $\frac{1}{2}$ $\frac{1}{3}$ $\frac{1}{9}$ $\begin{array}{c} 0.75 \\ + 0.75 \\ + 0.75 \end{array}$ $\begin{array}{cc} \bar{\mathbf{a}} & \bar{\mathbf{a}} \\ \bar{\mathbf{a}} & \bar{\mathbf{a}} \\ \bar{\mathbf{a}} & \bar{\mathbf{a}} \end{array}$ a + a $\ddot{\bullet}$ $\frac{24}{3}$ $\begin{array}{c} 1 \\ 1 \\ 2 \end{array}$ al
B $\frac{1}{2}$ $\frac{1}{2}$ $\ddot{\ddot{\cdot}}$ i
I $\frac{1}{3}$ $\ddot{\dot{}}$ 鳳凰 I) $\ddot{ }$ $\ddot{}$ $\frac{1}{2}$ \sim $\begin{array}{ccc} \sim & \mathbb{S} & \mathbb{S} & \mathbb{S} & \mathbb{S} \\ \mathbb{S} & \mathbb{S} & \mathbb{S} & \mathbb{S} & \mathbb{S} \end{array}$ \overline{N} N $\ddot{}$ $\ddot{}$ COMMENTS 89,11,12,18
89,11,12,18
8,9,11,12,18 **8911,1216**
| 8811,1218
| 8811,1218
| 8911,1218
| 8911,1218 美味 3.11.12.18 anna
China
China
China 8.8.11.12.10 8.9.11.12.11 60112.18
60112.18
601.12.18 81211153 $11.12,13$ 9,11,12,16 0.211 III 816.18 \ddot{a} $\frac{1}{2}$ is $\frac{8}{9}$ \ddot{a} ϵ . Ë, $\ddot{}$ \bullet

Fig. - 2.3 (c): Coding Template of the Instructions

19

ļ

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.

INSTRUCTION SET SUMMARY (Continued)

Shaded areas indicate instructions not available in IAPX 66, 88 microsystems

Footnotes

The effective Address (EA) of the memory operand is computed according to the mod and r/m fields:

if $mod = 11$ then t/m is treated as a REG field if $mod = 00$ then $DISP = 0^*$, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent if mod = 10 then DISP = disp-high: disp-low

if $t/m = 000$ then $EA = (BX) + (SI) + DISP$ if $t/m = 001$ then EA = $(BX) + (DI) + DISP$ if $r/m = 010$ then $EA = (BP) + (SI) + DISP$ If $r/m = 011$ then $EA = (BP) + (DI) + DISP$ if r/m = 100 then $EA = (Sh + DISP)$ if r/m = 101 then $EA = (DI) + DISP$ if $r/m = 110$ then EA = (BP) + DISP* if $t/m = 111$ then $EA = (BX) + DISP$

DISP follows 2nd byte of instruction (before data if required)

"except if mod = 00 and r/m = 110 then EA = disp-high: diap-low.

SEGMENT OVERRIDE PREFIX

$[0 0 1$ reg 1 1 0

reg is assigned according to the following:

REG is assigned according to the following table:

The physical addresses of ell operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

 $\overline{20}$

3

OPERATING PROCEDURES

Þ

e:\86m.ii\02doc

فأفاد أسد

This chapter briefly describes the purpose of the trainer. The board layout is given to identify the physical locations of various components. The part list is also provided in terms of 'Commercial Type Number.'. The names of the signals at various pins of the edge connectors are also described. The detailed operating procedures of the trainer are described along with examples.

3.1 **Purpose and the Component Layout**

The 8086 trainer can be used to verify the functionality of a control program of any complexity level. The trainer also privides the facility of debugging a faulty program. The trainer has a hex key-pad to enter program/data codes. There are also command keys to instruct the trainer for executing an user program. Figure - 3.1 shows the 'Component Layout' diagram of the trainer.

Fig - 3.1 : The Component Layout of the 8086 Trainer

3.2 Cmponents Description

 ζ

a
Co

 $\frac{1}{2} \frac{1}{\sqrt{2}}$.

3.4 Keyboard Mnemonics and Meaning

The 8086 trainer has a hex key pad consisting of 18 keys. All the keys are of double functions. Figure - 3.4 shows the pictorial view of the keyboard template.

Fig - 3.4 : Keyboard Template

RST/ : (Reset and Start) - a hardware command to the CPU to start from the cold state.

E/EXA : E - data value in hex

EXA (EXAmination) - command to examine/edit memory contents.

A/AUT: A - data value A in hex

A (AUTo increment) - command to enter data into memory on auto incrementing the address field.

 $D/DOP: D - a$ data value D in hex. OOP (DO a Program) - command to the CPU to execute an user's program.

$5/PC$: 5 - a data value 5 in hex

PC (Program Counter) - command to enter the starting address of the 1st instruction of an user's program to be single stepped. Also works as a home key to bring the display to show the address of the instruction to be single stepped when the display isn't showing so.

 $8/EXB : 8 - a$ data value 8 in hex.

EXB (EXamination Byte data) - command to examine/edit the content of only one memory location - one byte.

7/EXW: 7 - a data value in hex.

EXW (Examination Word-data) - command to examine/edit the contents of two consecutive memory locations.

 F/FRW : $F - a$ data value in hex.

FRW (FoRWard) - a command to examine the content of the next memory location or of the next Register or Port.

- B/BKW : B a data value B in hex. BKW (BacKWard) - command to examine the content of the previous memory location or Register or Port.
- $C/CHG : C a$ data value in hex. CHG (CHanGe) - command to alter the contents of memory location or Register or Port.

 $0/PRT : 0 - a$ data value in hex. PRT (PoRT) - command to examine the content of a Port location (yet to be implemented).

- $9/FLR : 9 a$ data value 9 in hex. FLR (Flag Register) - command to examine the content of the flag register in hex.
- $6/FB$: 6 a data value in hex. FB (Flag Bit) - command to examine the content of the flag register in bit form.
- $4/\text{CS}$: 4 a data value 4 in hex. CS (Code Segment) - command to examine the content of the code segment register.
- $1/IP$: 1 a data value 1 in hex. IP (Instruction Pointer) - command to examine the content of the Instruction Pointer. Please use FRW key to examine the contents of the registers OI,SI,SP,BP.
- $2/AX$: 2 a data value 2 in hex. AX - command to examine the content of register AX. FRW key should be used to examine the contents of BX, CX, DX registers.

 $3/AL$: 3 - a data value 3 in hex. AL - command to examine the content of register AL. FRW key should be used to examine the contents of registers AH,BL,.BH,CL,CH,OL,OH.

BKS/S-S: BKS (BacKSpace) - command to correct typing mistakes. S-S (Single Step) - command to execute one instruction at a time.

3.5 Program Codes/Data Loading into Memory

Byte Data Entry/Change with Manual Iucrement of the Address Filed *Sample Program: .*

(When executed, this program will display the message dO)

Procedures of Loading the Codes into memory

14. press FRW,CHG and finish entering the remaining data bytes.

Word Data Entry/Change with mannal Increment of the Address Field

Procedures for loading the program/data codes of the sample program of Section-3.5 og this page.

08. press CHG,FRW and finish entering the remaining data.

Byte Data Entry with Auto Increment of the Address Filed

Procedures to load the codes of the sample program of Section - 3.5 of page-27

opened.

06. finish entering the remaining data.

3.6 Program Executiou

It is assumed that the user has finished entering the data/code bytes of the sample program of Section-3.5 into the trainer. Now, to execute the program one has to enter the starting address of the program which is 0 0 5 0 O.

Procedures:

Note that the message 'r u n' may not be visible due to the very little execution time of the program. If you want to see the static message 'r u n', please terminate the program into a loop.

3.7 Program Debugging/Single Stepping

The procedures outlined below will show the ways of executing one instruction at a time. After the instruction has executed, the user may examine the registers and the port contents or the memory contents to check the correctness of the instruction.

Say, we wish to single step the sample program of Section- 3.5 at page-27.

Now, examine/change memory contents if required using the FRW,BKW and CHG commands. It is always recommended to press the PC key to bring the display to home position to show the starting address of the instruction that is to be executed.

ExamlEdit AX,BX,CX,Dx Registers

It is recommended to bring the trainer into single stepping mode using the procedures of Section-3.7 of page-28. CHG,FRW,BKS commands are valid. Now, do as follows:-

It is because the BX register is used as a pointer by the operating system while implementing the various routines of the Single Stepping mechanism. If the value of bxregister is changed, the Single Step routine will not work at all. And even the CPU might crash. Try to change..!

- 06. use FRW key to check and edit the remaining registers.
- 07. at the end of the register exam/edit, please press the PC key.

Exam/Edit AL, AH, BL, BH, CL, CH, DL, DH Registers

The procedures are similar to examing/editing AX,BX,CX,DX registers. WE will notice that the contents ofBL,BH are not changeable. FRW,BKS and CHG commands are active.

ExamlEdit CS,DS,ES and SS Registers

Similar procedures as above. There is no provision to change the contents of these registers. FRW command is active.

ExamlEdit IP,DI,SI,SP and BP Contents

Similar procedures as described for other registers. However, the content of SP register can not be changed. FRW,CHG and BKS commands are active.

Examing Flag Register

To examine flag register contents in hex form, please press FLR key. To examine the content in bit form., please press FB key. The contents can not be changed.

ExamlEdit Port Contents

To be implemented in future. Please see section 5.4.10.

3.8 **Example Programs**

A: Adding two unsigned 8-bit hex numbers.

Entering and Executing the following program at location 05010h will give the above output. The data values are to be deposited at the indicated memory locations using the EXA command. The result will be displayed at *D2D* I **positions** of the **display window** of the **trainer.**

B: Expanding the display of the trainer

0503A - C7 47 4A 00 00 : mov 0503F - 9A B6 FF 00 FO : call 05044 - EA 44 50 00 00 : jmp

The 8279 chip of the trainer has been initialized to handle 16 display devices. There are only 11 display devices installed in the trainer. This example (Fig - 3.8) shows the technigue of adding extra display devices (maximum 4) without the need of 'additional electronics like, display controller, decoder and etc.) devices

; blanking at D9 ; xferring TI into 8279

; loop here

01. Let us build the circuit as per Fig-3.8 on the breadboard using hook up wires . ,,~ ••

SUR#3 FOOO:5044

WORD PTR [bx+4Ah],0000h

Fig - 3.8 : Installing Additional 7-segment Digit with the Trainer Display

02. **Enter and execute the following program.**

03. The character 'A' should be seen on the display of the breadboard.

c: *Demonstration of a Recursive Procedure by calculating the factorial of a number (upto 5 decimal).*

The result of the factorial wil be in hex. The value will be displayed at positions 0201 of the trainer. The remaining **digit positions** of the **display window will remain blank.**

:Data Value

 ω and ω . ϵ

 \sim \sim

 $(00475)(00474) =$ xxxx (upto 0005) is to be enterted first by the user

 $\zeta^{(1)}$

;Execution starts

01696 - CB **: ret**

 \vec{r}

OFFFA). Get the results from these locations and dsplay it at 04-01 positions of the MicroTalk-8086 trainer. 09-05 positions will remain balnk.

t

 $\left(\frac{1}{2} \right)$

~

HARDWARE DESIGN

•

This section briefly describes the art of drawing the block diagram of a microcomputer system and also the procedure of reading it to retrive the design infromation.

4.1 Hardware Block Diagram

A hardware block diagram, when properly drawn contains almost all information regarding the system design. The block diagram for the 8086 trainer is given in Figure-4.1.

The study of the bleok diagram starts from the microprocessor. The microprocessor unit (or the module) can be detected as the one from which the address bus has originated. According to this formula, the module M7 is the microprocessor (MPU or CPU). This is Intel's high performance 8086 microprocessor.

The next step is to find the memoy devices laying around the CPU and classify them as memory or ports. The devices which are connected with the CPU by the Address,Oata and Control busses are the memory/port devices and these are M0,M1,M2,M3 and M4. Obviously, M0-M3 are memory devices. M4 is a port memory because it is connected with users devices like keyboard and display. However, a port memory like M4 can also be called a standard memory if it is accessed by 20-bit physical address.

The memory/port decoder is the the module MS because the chip select lines (CSO/ - CS4/) of all the memory devices are connected to the outputs of this module. The diagram also indicates that the decoder module has been implemented using a 2716 EPROM (for details refet to Section-4.3).

Modules M2 and M3 are the ROMs because they have accepted only the RO/ signals from the control bus. M2 is connected with lower data bytes (D7-D0) and M3 is connected with the upper data byte (D15-D8). M0 and M1 are RAMs due to their connectivity with the RD/ and WR/ signals. M0 is communicating with the 07-00 lines and MI is doing with 015-08 lines.

What is the function of the module M6?

The memory devices are connected to the CPU address bus via the output lines of module M6. The CPU shares common wires for the lower 16 address lines (AIS-AOO) with the 16-bit data lines (015-000). The module M6 separates the address information from the composite AD15-AD00 signals. It also separates the A19-A16 bits from the status signals S3-S6. This signal separation is done at the active high level of the ALE signal.. The BHE/ signal also gets separated from the status signal S7.

Function of M12

The heart-bit of the CPU is the clock signal that is generated by the module M12, utilizing an IC of type 8284. The frequency of the clock signal is equal to the 1/3rd of the crystal frequency connected to the 8284. The reset signal is also conditioned by the 8284.

Keyboard and Display:

A 18-key hexadecimal keypad is interfaced to the CPU via M4, which is designed by using an 8279. Three of the scan lines of the 8279 are decoded by the module M9 to generate walking I's signals over the column lines of the keyboard. The rows of the key pad are connected to the 8279. The scan code generated by each pressed-down key is a function of its position in the matrix.

The display unit is of multiplexed type, 9-digit common cathode type. Scan lines are provided by M8 after decoding S3-S0 lines. The users' .data bits are available at B7-BO lines of the 8279.

 33

 \mathbf{t}_{\bullet}

4.2. **CPU Subsystem**

Let us now refer to diagram of the CPU subsystem in Figure-4.2.

المحاسب المداد وللمحا

U2 is the Microprocessor Unit and is configured to work in its minimum mode having ajumper between the MN-MX/ pin and $+5V$. This mode does not allow a 2nd co-processor such as 8087 (please see Appendix-B) math co-processor to work in parallel with the main processor.

U 15 is the clock generator. It generates a clock frequency of 1/3rd of the crystal frequency. The duty cycle is 33%. The reason for choosing a 6.144mhz crystal is to derive an auxiliary clock suitable for serial interface (refer to Section-6.9.2).

U3,U4 and U5 are the demultiplexers. U3 latches at its outputs the signals A16-A19 and BHE/ from the composite signals A16/S3 - A19/S6 and BHE/-S7. U4 and U5 are for AO-A7 and A8-A15 signals respectively. The signals are latched at the respective outputs by ALE signal asserted by the CPU at the beginning of the machine cycle [please see Figure-2.1(d)] for the timing diagram).

Read/write lines are terminated by pull up resistors to meet the timing specifications prescribed by Intel. INTA/ signal being an open collector signal must also have a pull up termination.

Pull down resistor network RNI ensures that the corresponding signal pin remains very close to the ground potential when there is no active signal at the input

NMI, INTR are the two interrupt input lines of the 8086 CPU. HOLD and HLDA are the DMA control lines. TEST/ input is used when there is a co-processor in the system and the 8086 is working in its **maximum mode.**

There are two pins viz., pin-20 and pin-1 which are ground.. This is to distribute the ground path in order to reduce noise.

The address, data and control lines are available at the edge connectors for interfacing experiments. However, it is to be remembered that the bus lines of the 8086 can drive one TTL logic. Therefore, if there is a need to drive more loads, suitable buffers have to be used for the data, address and control lines. The DEN/ and DT-R/ lines may be used to activate the bi-directional data buffers like 74LS245 (refer to Section-2.1).

4.3 MemorylPort Decoding Subsystem

Reference is made to circuit diagram in Figure-4.3 to study the following:-

The design requirement demands that:-

- o I. For all the EVEN addresses ranging from 00000,00002, ..,OFFFC,OFFFE; the pin-9 output of the decoder should go low. The other 7-outputs of the decoder must remain high. This is the way how a decoder circuit helps the CPU to accomplish a conflict free sequential read/write operations with all the available memory/port chips in the system.
- 02. The same reasoning is applicable for the other memory/port devices while conducting byte oriented operations.
- 03. To accomplish word oriented operation starting from an EVEN address (00000,00002, ..,OFFFE), the outputs of pin-9 and pin-10 of the decoder must remain low simultaneously so that both the U9 and U8 memory chips get selected at the same time. The other outputs of the decoder should remain high.
- 04. The same reasoning is applicable for the other memory/port devices while conducting word oriented operations.

Design Parameters Tabulation:

Port Devices:

The decoder is designed using an EPROM of the type 2716 to implement the above requirements.The explanation of the decoder Truth Table as indicated in Fig-4.3 is given below.

Advantage of ROM Based Decoder:

- 01. Saves many discrete Ics and their interconnection. Hence, a reliable circuit.
- 02. It is dynamic in the sense that new decoded output lines can be derived without changing the component. Just fusing new data in the ROM locations will yield new decoded lines.

Fig. 4.3: Memory/Port Decoding Subsystem Schematic

 \mathbf{z}

4.4 Memory Subsystem

Let us refer to circuit diagram of Figure-4.4. In 8086 system, the memories are arranged as EVEN and ODD banks. Sometimes the EVEN bank is termed as Lower bank and the ODD bank is termed as Upper bank. In this arrangement, the EVEN numbered locations are assigned to one memory chip and the ODD numbered locations are assigned to another memory chip. Given below a short table showing the RAMs and EPROMs used in the 8086 trainer.

The location no. Oh of the U9 will be seen by the 8086 at system address 00000h, location no. 1h will be seen at system address 00002h. It has been made possible by adopting the following strategy. As opposed to the traditinal technique, the AO line is not connected to the memorym instead, the AO line has been used by the decoder (refer to Section-4.3) to realize such memory address allocation strategy. Similar argument holds good for the ODD numbered chip viz, U8 where the location Oh is seen at system address 00001h, and the location 1h is seen at system address 00003h.

Bank oriented arrangement allows reading/writing two bytes data in one machine cycle provided the data operation starts at EVEN address boundary. Thus, the memory reference instructions get executed in half of the time. For example:-

1110V BYTE PTR (bx+45h],77h : C6 47 4577, mov BYTE PTR (bx+44h], 5Eh : C6 47 44 5E instructions require two machine cycles to move data value 77h and 5Eh into two memory locations.

The above operations can be carried out by executing only one instruction like-

'mov [bx+44h], 775Eh : C7 47 44 5E 77.' Now. the CPU is taking only one machine cycle to move data value 77h and 5Eh into two memory locations. Now, the time taken by the CPU is half of the **previous.**

However, the word oriented operation starting at ODD address boundary will take two machine cycles but the total execution time will be less due to lesser number of instruction bytes. For example:-

mov $[bx+45h]$, 1234h : C7 47 45 34 12. In this case, the data from $[bx+45h]$ location will be read first and. then from the (bx+46h] location.

Data read/write can be done on the EVEN or ODD bank only. The following examples may clarify some of the underlying concept.

By default, the 8086 microprocessor does byte oriented operations as occurrs while booting up. However, the CPU possesses instruction for doing word oriented read/write operations.

,

Subsystem Schematic Mamory п. $\frac{4}{1}$ \mathbf{L} Γ ig

 39

 $\overline{}$

4.5 Keyboard/Display Subsystem

In a microcomputer application system, data entry and display are the two most important functions that a user desires. The keyboard and the display serve these purpose. Figure - 4.5 shows the schematic diagram of the keyboard/display subsystem of the 8086 trainer.

In the trainer presented in this thesis, the keyboard consists of 18 keys and is good enough to program the trainer in machine language. The display unit consists of nine 7-segment common cathode display devices. Five of them are for the 20-bit address and the remaining four for the 16-bit data.

The keyboard/display units have been interfaced with the 8086 CPU using 8279 controller. The internal ports of the U10-IC has been configured to work as a variable ports. The port addresses of the registers are:-

Display Unit:

There are 16 display RAM locations inside the 8279. They are internally numbered as 0 to F i.e., 0000, $0001, \ldots, 1111$. The digits of the display window i.e., D9, $\ldots, 1111$. The digits of the display window i.e., D9, $\ldots, 1111$. locations 0000,..........,1111, respectively. If one wishes to send 3 at D9 position of the display, then the code 4F (cc-code for 3) has to be written at RAM location 0000 of U10 and so on.

The contents of RAM locations 0 to F are sequentially dumped at B0-A3 of U10 and is in synchronism with the scan lines S0-S3. If the present data is, say 4F, and is coming from location 2(0010), then ccterminal of 07 goes low. Other cc-terminals remain high. Thus, character 3 will appear at position 07 of the display window. The data multiplexing signals which determine where to display the present data, are generated by the U₁₀ automatically and appear as S0-S3 scan lines. U₁₃ is a 4-to-16 lines decoder.

Keyboard:

There are 18 keys in the key pad. The are labeled with some mnemonics whose meanings have been described at section-3.4.

The six row lines of the keyboard are connected to the six return lines of the 8279. These lines are internally terminated by pull-up resistors. Three column lines viz., YO/-Y2/ have been derived from SO-S2 lines of the 8279 using U12 decoder. The bit pattern 011111111 rotates around the Y0/-Y7/ lines at 100khz rate and thus at a particular time, only one column line becomes O. This type of keyboard is called a walking 0's keyboard.

When a key is closed, the corresponding return line at some time switches from logic-H to logic-L. This causes a unique 8-bit code depending on the position of the key. This is called SCAN CODE and gets stored in keyboard FIFO inside the 8279. At the same time, the 1st bit of the status register of the 8279 changes from 0 to 1 and IRQ line of the 8279 also goes high. When data is read from the FIFO, the status register gets cleared and the IRQ line drops to low.

With the help of the IRQ line, the key SCAN CODE may be read by the processor on interrupt basis. Or, the CPU can keep polling the status register of the 8279 and check for LSB=1.

Subsystem Schematic -4.5: Keyboard/Display

5

MONITOR PROGRAM DESIGN

5.1 What is a Monitor Program?

After. powering up the 8086 trainer, we see the prompt message 8086 CPU in the display window. Now, we press the E/EXA key, the message μ_{max} A d appears in the display. How does the CPU know the meaning of the symbol 'E/EXA'? The answer to this question will lead us to define the meaning of a monitor program, its essential features and the design aspects.

Looking at the trainer board, we see that there are two EPROM chips. If these two chips are replaced by another two EPROMs of the same type but blank, the events cited in the top para will never occur. This indicates that the original two EPROMs contain 'Something' which has guided the CPU to output binary data into the display buffer corresponding to the message $\frac{1}{n} - \frac{1}{n} = \frac{1}{n}$ A d'. This 'Something' is a collection of complex data/code base consisting of many routines and subroutines used to interpret the meaning of the command EXA and takes action accordingly. The other name of this 'Something' is Monitor Program.

Now, we press the same key, the symbol E is outputted and the display looks like $E_{- - -}$ Ad. This time, the meaning of the key has been changed. Again - how does the CPU correctly determine the meaning of a Key depending on the current context?

In fact, the CPU knows nothing. It is one of the most foolish semiconductor devices the human being has ever created. It has no sense of 'Good' or 'Bad'. It does exactly what it is instructed to do. It is the user who employs a microprocessor to do the job he is supposed to do.

The user knows the meaning of the key E/EXA. It is a command key if pressed after power up. The same key will work as a data key for the data value E if the display shows the message μ μ has coded all these definitions into binary data and has fused in the said two EPROMs. Depending on the requirements of the user, the CPU uses one or more of these definitions to get the meaning of the external symbolic command like EXA or DOP.

The purpose of a microprocessor trainer is to allow understanding the working principles of the Instructions and the Addressing Modes of the 8086 CPU. It needs entering the binary codes of an instruction into RAM locations and execute them. So, the trainer's Monitor Program should allow a user to accomplish the following basic tasks:-

- 01. A request to the CPU to open the address field so that the user can input the 20-bit address of a RAM location for depositing the instruction codes.
- 02. A request to the CPU to move to the next RAM locations (i.e., Forwarding).
- 03. And finally a request to execute the instruction (i.e., Single Stepping).

The actual monitor program allows a user to accomplish many varieties of tasks . These may be :-

- 01. RAM location backwarding
- 02. Editing of the entered data
- 03. Correcting of the typing mistake (Backspace)
- 04. Execution of a large block of instructions (i.e., one complete program).
- 05. Examing and changing the registers contents.
- 06. Data/code entry with auto incrementing the address field.
- 07. Execution of one instruction at a time (Single Stepping).

 $\left\langle \cdot,\cdot\right\rangle$

The monitor program has to take various decisions while implementing a user request. This is done by maintaining a table of flags. These flags are the reserved RAM locations. Some RAM locations are also used as counters in order to keep track of the number of digits already or to be printed in the display window. These are reserved RAM locations and are shown in section 5.11.

The monitor program spends a considerable amount of time in the data conversion from one form to another. For example, the CPU gets the scan code **¹¹** from E/EXA key closure. But to print E, the code II has to be converted to the 7-segment code corresponding to E which is 79. This conversion is being done using various look up tables and are shown in section 5.7. For carrying out EXA command, the scan code does not under go any conversion.

One of the desired characteristics of a monitor program is its ability to protect the reserved RAM space by insulating it from the users application codes. This is usually done by creating a software fence. The fence compares the users asserted address with the boundary addresses of the reserved RAM. If violation is detected, the users is forced to revert his initial condition. Some microprocessors like 80286, 80386 have built-in electronics to work as hard ware fence called fence registers. The data structure of the reserved RAM is a vital parameters for the monitor program to work. If this data table or its part goes corrupted, the computer system is bound to crash! Please see section 5.11 for reserved RAM space map.

In the case of the monitor program for the trainer introduced in this thesis, no such protection is employed. This has been done intentionally so as to allow a learner to manipulate the reserved RAM data and see that the system does crash. For example, after powering up the 8086 trainer, one can change the value of the memory location 0040 I to 01h by executing the following codes and observe that the trainer is not working! A user may take the self assignment to develop the protection software routine or to design an electronics fence register to implement the monitor program codes isolation from that of the **users codes.**

06000 - mov 06004 - jmp BYTE PTR [bx+Olh],Olh : C6 47 0101 8086 CPU : EA 21 00 00 F0

The design and documentation of the monitor program of a trainer should be as simple as possible. This is to allow the users to follow easily the working logic of various routines. Since, in the case of a trainer, the speed is not a concern, the monitor program has been developed using ladder structure. Compact structure would impose great difficulties on the readers to read and understand the instructions.

In the following pages, attempts have been made to document the whole logic of the monitor program in the form of flow charts into eight summary pages. These are shown in Figures-5.1(a) to 5.1(h). Then the assembly and binary codes are provided task wise. Brief comments are also provided at the end of the most instructions.

The program discussed above is just the kernel part of the monitor program. A monitor program to be of users friendly or useful to the users must contain some utility/ready made routines and subroutines. These are in fact not the essential part of the monitor program. The monitor program of this trainer contain a good amount of routines and subroutines which can easily be linked with the application program of a user. For the listing of these routines and subroutines, please see section 5.5 and 5.6.

The above discussion reveals that the design and the implementation of a monitor program requires a good level of understanding of the total system as well patience. A learner needs much more patience to study this program to get something useful.

43

 α Ÿ. "

Fig - 5.1 (a): Monitor Program Flow Chart Summary - 1

Fig-5.1 (b): Monitor Program Flow Chart Summary - 2

 λ

FIg - 5.1 (c): Monitor Program Flow Chart Summary - 3

Fig-5.1 (d): Monitor Program Flow Chart Summary - 4

SUMMARY -- 5

Fig-5.1 (e): Monitor Program Flow Chart Summary - 5

FIg - 5.1 (f): Monitor Program Flow Chart Summary - 6

 $SUMMARY - 7$ CHG COMMAND BREAKDOUN \mathbf{a} $R = F$: Summary

Fath c: \flow\601_5r86.cht

'CHG' cormand is active if the display shows memory/register/port contents.If this is
the case, the programme (monitor programme) branches at B1ABH and looks for the 'CHG'
cormand.

If the 'CHG' corrand is detected, the programme looks at the display to see the type
of information being displayed there (memory/register/port content). And accordingly, the CPU branches to various paths and implement the 'CHG' command
to open the data fie;id for digits entry.

Instruction Codes:

01FC - 80 2F 02 01 - :emp BYTE PTR [bx+02h],01h ;check if display is XXXXXX XX
0200 - 74 05 - :jz#F000:0202
0202 - EA 60 04 00 F0 :jmp #F000:0460 - :nemory allocation
0202 - display is XXXXX XX and goto 06.02.03 for implem se – 90 2F 03 01
64 – 24 05
66 – En B0 0E F0
68 – goto section $0.550 -$

Fig - 5.1 (g): Monitor Program Flow Chart Summary - 7

Fig-5.1 (h): Monitor Program Flow Chart Summary - 8

5.2 Implementing EXA, EXBIEXW, AUT, BKS and DOP Commands

5.2.1 Respond/Action for EXA Command.

EXA' command allows an user to make a request to the CPU for entering progra/data codes into the trainer's RAM space. Upon detecting the EXA command, the CPU sets up some internal data structure so that the user can safely type 20-bit address of the desired RAM location.

Responding to EXA Command :Reference Figure - 5.I(a)

The logical 1st step of the user of the 8086 trainer is to enter program data/codes into memory locations. This is done by pressing the EXA key which is a request to the CPU to open the 20-bit address field. Now the user can enter the desired starting address of the memory locations. The CPU will show the current content. The user will enter the new data if needed by changing it with the CHG (Change) command. Data entry may be byte or word.

The user has pressed the EXA key. The CPU has got the scan code II from the keyboard FIFO of the 8279 controller. The code will be interpreted as a command key. And accordingly, the CPU has opened the address field showing the message 'Ad' in the display. The monitor program set $f=1$ (refer flow chart: Summary-1 and $\mathcal{S} = \mathcal{S} = -\mathcal{S}$ and in the display. The monitor program set f5=1 (refer flow chart: Summary-1 and Level; Br 7) so that 20-bit address printing is possible following Br 5. f7 is also set to 01h. Printing position (PP) and counter-2(C2) are also initialized. Refer to reserved RAM space map and its description in section 5.11 for better understanding.

Instruction Codes: FOOO:OOBC

The above codes have set that 5 hex-digits corresponding to 20-bit physical address of a memory location will be allowed to have printing at the address field of the display. The 1st digit will appear at the D9 position of the display. This D9 position iscorresponds to the 0000:044A location of the reserved RAM space.

Action for EXA Command

Let us assume that the user has finished entering the 20-bit physical address of RAM location. Say, for example it is 06666. Now, what should happen? The logical answer is this that the CPU should show the content of this memory location. But, there is a question - the 8086 has 16-bit data bus, so it should show one byte data for the current entered memory location or two bytes data for the two consecutive memory locations? The user has to supply the answer to this question. So, at the end of 20-bit address entry, the monitor program should wait for the users command requesting Byte or Word entry (section 5.2.2).

Display became like $\mu_{\text{max}} = 1$ Ad in response to EXA command. 20-bit address printing is done. The display is XXXXX Ad. Now the next step - EXB or EXW command. The CPU knows that the user wants to examine/edit a memory content. But, is it byte or word? hence, the processor goes back to the keyboard to get the specific request from the user. The CPU sets the flag f6=1 to allow branching at Br_6 where EXB (Examination of byte data) or EXW (Examination of word data) request is sensed. f7,f5 are reset to 00s as the requirement for branching to the corresponding paths are not there.

Instruction Codes: Br 5.2.1.1

5.2.2 **Respond/Action for EXB/EXW Commands**

The display is like XXXXX Ad. The CPU will respond only to EXB or EXW commnads. If EXB command is encountered, the CPU will display the content of the memory location printed at the display following Br_6.1.

If EXW command is encountered, the CPU will follow Br_6.2 to display the contents of two consecutive memory locations in the data field of the display window. The content of the entered memory location will be displayed at D4D3 positions and the content of the next higher memory location will be shown at D2Dl positions. In either case, the monitor program will enable the software logic for FRW, BK W, BKS and commands.

Br 6: Instruction Codes

Br 6.1 : Responding/Action to EXB Command

Till EXB command, digits being shown in the display window are laying as common cathode format at Table-I(Tl) of the reserved RAM space. Upon EXB command, the CPU converts TI to T3 and then to T2. The cc-codes f Tl are first converted to unpacked hex and then to packed hex. The CPU determines the segment base by manipulating the content of RAM location D9 of the T3. Offset part is calculated from (D8D7)(0605) of T2. Now, the CPU makes a read operation from the appropriate memory location as requested by the user via key-pad. The data byte is stored at 0201 of T2. T2 is converted to TI. OOs are written at 02,DI of Tl. And finally, Tl is transferred to 8279's display RAM for outputting at the display window. Flag f2 is set to 01h, so that the CPU can branch at Br_2 for responding to FRW, BKW, BKS and CHG commands.

Instruction Codes:

Br_6.2: responding/Action to EXW Command

The logic is same as EXB command except that, now a word-oriented read operation will be done. The contents of two consecutive memory locations will be displayed at D4D3 and D2D1 respectively. $f3=1$ to branch at Br 3 .

5.2.3 Respond/Action to AUT Command

Br_9 : Responding to AUT Command

With AUT command. a user can save a lot of time while entering data into memory. The address field automatically steps to the next memory location as the data bytes are entered. Also, the data field becomes ready to accept the next data byte. There is no need to use the CHG command to open the data field to enter new data for the next memory location. The data byte gets stored in the desired memory location as they are entered. f5 is set to 0 Ih to allow printing at the address field for entering the 20-bit memory address.

Instruction Code:

Br_5.2.1.3: Actions for AUT Command

Printing at the address field was due to AUT command. Since, the user wants to enter data into memory location in auto-increment mode that is after each data byte entry, address field will be automatically incremented and the data field will also be ready to accept the next byte of data and the display will become $XXXX$

f19 (00419) is set to Olh to allow printing at the data fieled following Br_2.1. In this mode, all commands are inactive except two digits data entry and BKS (Backspace). The printing position and the number of digits to. be printed are passed by PP and C2 memory locations of the reserved RAM (section 5.11).

Instruction Codes:

5.2.4 Backspace **Routine**

BKS (Backspace Routine) : Br_S.1 of Fig-S.I(a).

This routine allows erasing typing mistake with the help of BKS command. Since, printing could be at address or data field, the logic works accordingly. For address field, if C2=05h, that means that no digit has yet been printed and BKS has no meaning. Similar reason applies for data field both for byte and word data. The flow chart of the result of this reason applies for data field both for byte and word data. The flow chart of this routine is

Fig-S.2.4 : Flow Chart for Implemeting Backspace Routine

The BKS command replaces the digit just printed by the symbol '_' (underscore). This data manipulation occurs only in the display image (Tl of the reserved RAM) and consequently at 8279'5 display RAM. Nothing happens in **the users RAM until 20-bit address printing or data entry is complete.**

Instruction Codes:

5.2.5 Printing at Display Window (AddresslData Field)

 \sim μ μ μ \sim μ μ and μ and μ and μ of the sum of the RAM $\frac{d}{dt}$ are next one at $\frac{d}{dt}$ position and so on. The nine 7-segment display devices are mapped over nine takes place, we display, the next one at D8 position and so on. The nine 7-segment display devices are mapped over nine RAM bocations of T1 of the reserved RAM space (refer section 5.11). To demonstrate how the printing takes place, we take an specific example. Flow chart of the routine is shown in Figure - 5.2.5.

Say, we wish to print digit 5 at 09 position of the display. In order to do it, the CPU will have to write the corresponding cc-code of 5 (cc-code = 7F) at memory location 0044AH (for D9 position) of T1 of the reserved RAM space. The cc-codes for digits 0-F are pre-stored at Lookup Table-1 (LUT-1: section 5.7) of the EPROM. This LUT-I has been built on the basis of the scan codes of the keys of the hex-key pad. The CPU uses the scan code of the pressed key to form a 20-bit physical address to address the LUT-l in order to collect the right cc-code. The CPU, then knows the printing position from the memory location of PP of the reserved RAM space map. The total number of digits to be printed is also known to the CPU from the content of the C2 of the reserved RAM space map as well.

Since, the number of digits and their printing places are variable, a generalized subroutine (SUR#4; section 5.5) has been designed which is good enough to carry out printing both at the address and data field.

Fig-5.2.5 : Flow Chart to Implement Digit Printing in the Display Window

 \mathbf{A}
5.2.6 Respond/Action to DOP Command

Responding to DOP Command

DOP (DO a Program) is detected. The CPU has opened the address field for getting the 20-bit address of the program to be executed. Flag f5 is set to 01h to allow printing following Br 5. f9 is set to 01h so that the CPU, at the end of the 20-bit address printing can remember that the user requested a program execution.

Instruction Codes: Br _8

Actions for DOP Command

The display became like $\frac{d}{d}$ do in response to DOP command. The command informed the CPU that the user wanted to execute a program either written into RAM or already stored into EPROM. Now, the starting address of the program to be executed is to be typed at the address filed. say, it is F05BOH.

Once the 20-bit physical address typing is complete, the CPU separates the segment base and the offset by using many routines and subroutines. These four bytes information viz., OFF $L(B0)$, OFF $H(05)$, SEG $L(00)$, SEG H(F0) are passed to RAM locations 0045F,00460,00461 and 00462 respectively (Table: T5) of the reserved RAM space map. The CPU also passes code EA(opcode for far jump) at location 0045E in T5 of the reserved RAM space map.

The CPU then makes a far jump at location 0045EH. The PC (CS:lP) is replaced by 0000:045E. At location 0045E........, the CPU finds another jump instruction viz., EA B0 05 00 F0. The PC's contents again changed to FOOO:05BOwhich is the starting address of the program to be executed. This is how the CPU is managed to arrive at the starting address of a user program to be executed.

There is one point to mention is that the CPU outputs the 'run' message at the display before jumping to the user program. This 'run' message may not be visible if the program execution time is relatively small. The message can be viewed if the program is terminated in a loop. The program does not regard the flags as they are not meaningful any more.

5.3 Implementing *FRWIBKW/CHG* (in non *SIS* mode) Commands

The display is showing XXXX XX, for example. This means that the address field shows a 20-bit address and the data byte indicates its contents. This display could have been resulted either by EXB or PC command.

The user can now change the data using CHG command. He can also check the contents of the previous or next memory location with BKW or FRW commands respectively.

The PC command is checked to see if the display was in S/S mode and the user wanted a home action. Home action means that the display will be brought back to the initial position where it was showing the address of the instruction to be executed by S/S command. Details will be found at Br_2.5.1

tb. *. 't.,*

5.3.1 Forward Routine

Forward (FRW) command can be used to:-

- a. examine the contents of the next memory location
- b. examine the contents of the next two consecutive memory locations
- c. examine the contents of next 16-bit general purpose registers (AX, BX, CX and DX)
- d. examine the contents of next 8-bit general purpose register (AL, AH, BL,BH, CI,CH,DL,DH)
- e. examine the contents of next segment register (CS, DS, ES, SS)
- f. examine the contents of next 16-bit index registers (IP,Ol,SI,BP,SP)
- g. examine the content of the next variable port.

Instruction Codes: Br _2.2

Forward for Byte Data: Br_2.2.1

The routine reads the current OFFSET from the location OF(OFset) of T2 of the reserved RAM. It is incremented and is written back to T2. A read operation is done using the new OF and the data byte is placed at D4D3 position ofT2. And finally, T2 is transferred to the 8279 for displaying.

Instruction Codes:

Forward for Word Data: Br_2.2.2

The routine extracts the segnment base and the offset from T3 and T2 by using SUR#7. The CPU then increments the offset by twice and does a word-oriented read operation from the memory. The word data is saved at 'OF' position of T2. Finally, the content of T2 is displayed.

Instruction Codes: Br_2.2.2

5.3.2 Backward Routine

The function of the BKW command is similar to FRW command except that now it is for the previous memory location or the register.

Instruction Codes: Br_2.3

BKW for Byte Data; Br_2.3.1

The logic is same as for Frw except now for the previous memory location

Instruction Codes:

BKW for Word Data: Br 2.3.2

The logic is same for FR W except that now., it is for the previous memory contents.

Instruction Codes:

5.3.3 CHC Command and Byte Data Update for Memory - Br_2.4

Byte:Data Edit for Memory

Let us see how the monitor program helps to modify the current content of a RAM location. Take an specific example of location $0C000$ XX. We wish to deposit 32H in this location.

We give the CHG command with the key - K23. The display becomes like 0C000 and prompts us to enter one byte data. we type 3,2. The display becomes 0C000 32. The following three inter-related software routines have worked together here.

: Br 2.1.1.1 c. data update in the memory

Responding to CHG Command: Br_2.4.\

The routine sets $f1 = 1$ to allow digit printing at the data field following Br 2.1. It makes data field ready to type digits. It passes values relating to the number of digits to be printed and also the position of the 1st digit to be printed. The routine also sets $f(9)=1$, to tell the CPU that the current printing position at the data field is due to bytewide *memory* content modification.

Instruction Codes: Br 2.4.1

Printing at the Data Field: Br 2.1

The logic is the same as printing at the address field. In fact, the same subroutine (SUR#4) is used. The non-digit key BKS is filtered *out.* If a need arises to correct the typing mistake, then 'BKS' routine is called upon. The information relating to the number of digits to be printed and the printing position are taken from C2 and PP of the reserved RAM space map.

Data Update in Memory: Br_2.1.1.1

Now, two digits entry in the data field is complete. The next step is to write this value in the actual memory location. The digits entered in the TI are in cc-code format. These have to be converted to hex and then to be written at the desired RAM location. A read after write is done in order to demonstrate the the particular RAM location is good and the content of a ROM location can not be changed.

; poll keyboard for valid command

5.3.4 **CRG Command and Word-Data Update for Memory - Br_2.4**

Word-Data Modify for Memory

We are examing word-data of memory. That means that if the display is showing 0C000 ABCD; that means $(0C000) = AB$ and $(0C001) = CD$. Now, we wish to deposit 12 and 34 at these RAM locations respectively.

We press CHG key. The display becomes like $0C000 \quad _ _ _ _ _$ and prompt us to enter the digits 1,2,3,4. When the entry is finished, the display becomes 0C000 1234.

The following three inter-related routines have worked together;-

Responding to CHG Command: 8r_2.4.2

The CHG command brings the display XXXXX and prompts us to enter 16-bit data. At the end of entry, memory locations are updated. A read operation is done to check the goodness of the RAM locations and. also to demonstrate that the ROMs contents can not be modified. The PP and C2 are also initialized at 0000;0445 and 04 **respectively.**

Instruction Codes: 8r_2.4.2

Update Word-data into memory: 8r_2.1.13

5.4 Theory of Single Stepping

5.4.1 Respond/Action to PC Command

Respond

After power up RESET, we usually enter program data/codes into RAM and then execute the program. If the program works, fine!. Otherwise, we proceed to debug the program by executing one instruction at a time - called Single Stepping.

To single step the processor, we use the PC command to enter the 20-bit physical address of the 1st instruction of the program. At the end of the address entry, the CPU shows the address-opcode of the 1st instruction.

 $f=1$, it will allow us to print the 20-bit physical address in the address field of the display. $f10=1$ allows the operating system to determine that the 20-bit address entry was done following the 'PC' command. So, actions can be taken accordingly.

$\sqrt{2}$ Instruction Codes:

Action

20-bit address entry has been due to 'PC' command. Therefore, the monitor program should display the addressopcode of the 1st instruction to be executed.

Instruction Codes:

; initializing memory locations 0046A - 00473 as flags and are zeroing them all. These will be used by single step. $0AC0 - C7 47 6A 00 00$: mov WORD PTR $[bx+6A]$,0000h ; $0 \rightarrow 6A - 66B$

1434 - EA 51 00 00 F0 : jmp KBP ; poll keyboard for valid command

5.4.2 Home Key Routine (pC command in SIS mode)

Pressing 'PC' key after power up, allows entering instruction address for the purpose of single stepping the processor through each of the instructions of a program segment. Once the trainer has entered into single step mode following 1st PC command. 2nd PC command works as a 'Home Key'. Home Key means that the pressing of PC key will bring the display to show the address-opcode of the instruction to be single stepped should the display not showing so. This is necessary as because the display may show something else due to a 'Register Check' command.

We may clarify it by an example. say, the display is in *SIS* mode and is showing FOOOOB I - the Home Position. Press 'FB' key and the display shows 'XXXXX XXXX'. Now press PC key and the display shows F0000 B1 again. This is what we stated as Home Action.

--~.'

Instruction Codes:

;sa)' the displa)' is not showing the address-opcode of the instruction to be single stepped. *T3rr4* of the reserved RAM space contains this information. Threrfore, get it from there and display it in the 7-segment output.

S.4.3 Execution of One Instruction (Single Stepping)

Single Stepping Routine allows the user to study and understand various features of a microprocessor particularly the 'Instructions' and the 'Addressing Modes' by examing/changing the contents of the **registers.**

Implementation of the single step routine in the monitor program of the 8086 trainer was a challenging as well as a thrilling task. The author consulted many literature [2,3,4] but found no 'Engineering Hints' as to how to utilize the 8086's 'IRET instruction' and 'Trap Bit' (these two features supports single stepping according to Intel's data sheet) to implement the single stepping mechanism. The author discovered the idea of 'artificial IRET' and then got the routine implemented. Given below the complete documentation of the single step routine of the 8086 trainer.

Implementation of the Routine

Fig-5.4.3 : Flow Chart and Data Structure to Implemet Single Step Routine

Say, we wish to advance the processor through each of the following instructions :-Program segment:

al,IBh dX,1000h 0000:3000 **: mav : may** 02000 - BO IB 02002 - BA 0010 02005 - EA 00 30 00 00 : jmp 0200A -

01. Press the RST/ and then the PC key. The display shows: $P_{\text{max}} = P$ C

02. Enter the digits viz., 0,2,0,0,0 This indicate that the CPU is ready to execute the 1st instruction if S/S key is pressed.

03. Press S/S key. The display shows: 02002 BA

This write-up will make an attempt to clarify the ways adopted to instruct the CPU for executing only one instruction at a time.

To implement the single stepping mechanism, we have utilized the following features of the 8086 **microprocessor.**

The features:

01. The TF-bit of the 'Flag register' can be set/reset by program instruction.

02. The 'IRET' instruction does not sample the interrupt of the 8086 while being executed.

Say, the Tf-bit is set to '1' by the programmer.

The CPU will see this TF-bit as set during the execution of every instruction except 'IRET' **instruction.**

And if the TF-bit is found as set, the CPU is internally interrupted to execute interrupt type 'int 01h'. before vectoring at the corresponding ISR (Interrupt service Routine), the CPU pushes the FR (Flag register) and the CS:IP of the next instruction onto the stack.

Therefore the reasoning is that:-

The current content of the 'Flag Register' and the CS:IP (0000:2000) of the 1st instruction may be kept onto stack. Make '1' at TF-bit position of the FR on the stack. Execute artificial 'IRET'meaning fooling the CPU s if it is returning from an Interrupt Service Routine.

Due to IRET execution, the CPU will copy the respective bytes from the stack into its IP,CS and FR registers. This will result as having $CS = 0000$, IP = 2000 and FR 8 (Tf-bit) = 1.

The CPU will be executing the instruction 'B0 $1B = \text{mov } al, 1Bh'$ at location 02000. While executing this instruction, the CPU will find FR_8(TF-bit) as 'I'. As a result, the CPU will be interrupted to execute ISR for 'int Olh'.

Before vectoring at the ISR, the CPU will push the $FR, CS:IP = 0000:2002$ (of the next instruction) onto stack.

In the ISR for 'int 01h', we may update the display with the address and opcode of the next instruction to be single stepped which is here '02000 - SA '. We can also update the main line program with the address of the next instruction so that the CPU can execute it on receipt of the *SIS* command from the key board of the trainer.

Instruction Codes:

Mainline Program: FOOO:OAOO

;cllecking if SIS command in Single-Stepping Mode

FOOO:090A

;initializing the Vector Table for 'int Olh'

; put FR onto Stack and make $TF = 1$

FOOO:09BF

;putting CS:IP of the **current instruction onto Stack**

;section 05.03.01 of the Reference manual says that PC command and subsequent 20-bit address entry of ;the **1st instruction to be single stepped manipulated various data in the following way:-**

;MS-byte of Segment Base has been saved at 09 position of T3 ofd the reserved RAM. Offset has been ;saved at (D8D7)(D6D5) positions of T4 as packed hex.

FOOO:09D1 **;Retrieving the Registers contents from Tx before executing the current instruction** $09D1 - 8B$ 6F 26 : mov bp, $[bx+26h]$;updating bp

Interrupt Service Routine for 'int 01h' (Single Step)

;Vector table for int Olh has been initialized by mainline program as follows:-

. ;The CPU has executed one instruction and now it has come to the ISR. 00 the house keeping job to allow the user examine/changing various register contents.

 \cdot .

F000:0920

 \sim .

 \bar{z}

 \cdot

l.

 $\ddot{}$

 \cdot

69

 $\ddot{}$

 $\frac{1}{2}$

5.4.4 Exam/Edit AX, BX, CX, DX Registers

Program Logic

There is only AX key on the key pad. The contents of the remaining registers can be viewed by successively pressing the FRW key. The flow chart is shown in Figure-5.4.4.

The user has to examine the AX value first . This enables FRW command and a flag to check-'BX register. Next FRW command checks flE=1 to be sure that the system is in S/S mode. The program allows checking the BX register. While checking the BX register, the flag for CX register is enabled. Next FRW command allows checking the CX register. The exam routine of the CX register enables the flag for DX register. The next FRW command allows checking the DX register. While checking the DX register, the flag for AX register is enabled. Next FRW command allows checking the AX register. And the process cycles.

While checking the Register contents, the CHG key active. This way the current content of the registers except the BX register can be changed. The next section shows the flow chart for updating the registers contents after the data have been entered following the CHG command.

Fig - 5.4.4 : Flow Chart to Implcmet AX,BX,CX and DX Examination

71

5.4.6 Exam/Edit IP,SI,DI,SP,BP Registers

The four registers DI,SP,SI,IP and BP are grouped together and is tagged by the flag f20. Individual flags are also identified by separate flags and are shown in the above flow chart. There is only one key viz., IP in the keyboard. The user has to check the content of this register first and then use the FRW command to examine the contents of the remaining registers. The BP register check is not implemented and is left as an exercise to the readers. It can be easily implemented by assigning a new flag to the BP register. The contents of this register can only be viewed in the S/S mode. At the moment there is no routine to edit their contents.

Fig - 5.4.6 : Flow Chart to Implement Contents Examination

 $\ddot{}$

5.4.7 **ExamlEdit** CS, DS, SS, ES Registers

To examine/edit these registers, the system has to be in the single step mode. Pressing CS key, will show the content of the present CS register. The contents of the remaining registers can be viewed by pressing the FRW, FRW **commands. At the moment there is no routine to edit the contents of these registers.** commands. At the moment there is no routine to edit the contents of these registers.
These four segment registers are grouped together and is tagged with the flag f1F. The individual segment register

also has the identification flags as shown in the flow chart.

Fig - 5.4.7 : Contents Examination Flow Chart

5.4.8 **ExamlEdit Flag** Registers

There are two command keys in the trainer to check the contents of the flag register. Both of them work in the single step mode. The FLR key allows checking the content in hex form. The FB key allows examing the content in **bit-form which are 9-active flags. The software logic involved in displaying the contents are briefly described** below.

The FLR command works this way. The execution of the last instruction saved the flag register into RAM location (0043D)(0043C) [refer page-65]. Upon detection of the FLR command, the CPU just reads the word-data from **these two locations and display in the 7-segment output device.**

The FB command works in a bit complex way. This time the contents of the flag register is read and then broken to **extract the bit values** of the **nine active flags.**

Given below the mapping mechanism between the 16-bit contents of the flag register and the nine display digits of **the trainer. .**

Fig - 5.4.8 : Diagram Showing the Mapping of the Status Register Content to Display

Example: Say, the execution of the last instruction has resulted with $ZF = 1$, $TF = 1$, and others are 00s.

FLR command will display FB command will display F r **01 40 H note:** F r = **Flag Register** 000101000

'5.4.9 ExamlEdit Memory Contents (Memory as a simple Register)

In single stepping, the contents of various registers are examined and changed if necessary. This is the usual **requirement of the users. But, sometimes, it may be required to examine and change the contents of memory** locations after the execution of a memory reference instruction like "mov BYTE PTR [bx+23h], 45h". This is to sure that a data value 45h has really got deposited at memory location ds:[bx+23h]. Implementing such a **routine needs a dedicated software interface between the 'Single Stepping Mechanism' and the normal part of the monitor program where the memory locations are edited using EXA and CHG commands.**

In single step, EXA key will be treated just like a Register check key. This is to sure that the control will not exit the **single step mode. After exam/edit** of the **memory content, the environment will revert to single step mode following** the' Home Key Action'.

Implementation of this routine will share many instruction codes of the non *SIS* part of the monitor program relating to entering 20-bit address, memory check, change, update and etc. The implementation demands a close study of the monitor program that deals with address field opening, digit entry. Given below, a flow chart indicating some hints **towards creating a routine for examinglediting the memory content without exiting the single step.**

,

I

Fig - 5.4.9 : Flow Chart to Implememt Mapping Memory as a Register

5.4.10 ExamlEdit Port Contents

The hex key pad of the 8086 trainer introduced in this thesis contains a key labeled as PRT. This key may be used to **examine/edit the contents of variable ports. The routine may be working only in the single step mode. The design** and the implementation of this routine will be very much similar to that of the routine proposed for exam/edit memory content in S/S mode (section 5.4.9). The port will just be treated as a register. FRW, BKW, CHG and BKS **commands may be enabled. In order to implement these functions, most of the codes has to be borrowed from the non-SIS part of the monitor program. The routine will allow reading a port content as well as writing into a port.** Given below a rough idea of the routine in the form of a flow chart.

Fig - 5.4.10: Flow Chart to Exam/Edit Port Content

5.5 Subroutines

Subroutine - 1(SUR#l)

Purpose: This subroutine reads the scan code from the keyboard FIFO of the 8279. The SUR is called after a key has been pressed.

Subroutine -2 (SUR#2)

Purpose: The purpose of this subroutine is to output the message Ad in the display window. The cc-codes of this message is written into TI of the reserved RAM. Then the user has to call SUR#3 to transfer TI onto 8279 for displaying the said message.

Subroutine - 4 (SUR#4)

Purpose:

This subroutine allows to print hex digit at any position of the **7-segment display unit**

Subroutine - 5(SUR#5)

Purpose:

To convert cc-codes of T1 of the reserved RAM into unpacked hex of the form 00,10,20,.......,F0. The result is saved at T3. For exampple, if D1 of T1 contains 4F (cc-code of 3), then this SUR will deposit 30 at D1 of T3.

 $\ddot{}$

Subroutine - 6 (SUR#6)

Purpose:

To convert unpacked hex of T3 to packed hex. The contents of T3 is converted to packed hex and is saved at T2. For example, if D2D1 of T3 have contents 20,30; then D2D1 of T2 will have 23. And so on.

 $\frac{1}{2}$, $\frac{1}{2}$, $\frac{1}{2}$

 $\ddot{\cdot}$

╭

Subroutine - 7 (SUR#7)

Purpose:

To determine the segment base from the contentn of 09 of T3 of the reserved RAM. That is, if D9 of T3 contains FO, then the segment base will be determined as FOOOand so on.

 \cdots

Subroutine - 8 (SUR#8)

Purpose:

To convert packed hex into cc-codes. i.e., from T2 to TI of the reserved RAM. This SUR uses Lookup Table - I(LUT-I) for conversion.

z

Instruction Codes:

Subroutine - 9(SUR#9)

Does not exist

Subroutine - 10 (SUR#10)

Purpose:

Thsi subroutine filters out the key BKS to prvent the monitor program from printing any ghost charaters.

 λ

Instruction Codes:

Subroutine - 11 (SUR#l1)

Purpose:

This subroutine is used by the single stepping mechanism. it's purpose is to transfer the contents of T2 into T4 table of the reserved RAM space.

 $\ddot{}$

 $\ddot{}$

ċ

 $\overline{ }$

Instruction Codes;

Subroutine - 12 (SUR#12)

Purpose:

This subroutine is used by the single stepping mechanism. It's purpose is to transfer T4 into T2 of the reserved **RAM. In** *SIS* **mode, while editing the RAM locations, the first byte of the instruction going to be executed might had been changed by the user. In that case, the changed value is to be updated and displayed in the 7-segment window.**

Subroutine - 13 (SUR#13)

Purpose:

Used by monitor program while displaying the contents of AL,AH,BL,BH,........,DL,DH. This subroutine format the data for displaying in the desired way.

 \overline{a} .

5.6 Stand-alone Routines

RUT - 1 : (Routine - 1)

.Purpose:

To convert analog signal inputted to the ADC. The circuit diagram is given below, The data will be displayed at D2D1 position of the output device. The remaining positions of the display will remain blank.

Circuit Diagram:

Test Procedure:

- I. Connect a 10K variable resistor in the breadboard of the trainer. Connect +5 and OV across its terminals.
- 2. Connect the wiper of the potentiometer at the Analog-in terminal (pin-6) of the ADC .
- 3. Reset the trainer pressing the RST key.
- 4. Execute at FOOO:0800

5. After executing the following program. If the potentiometer is varied, the Display should vary also..

Instruction Codes:

RUT - 2 : (Routine - 2)

Does not exist.

RUT - 3 : (Routine -3)

Purpose: When executed, the scan code of the keys (after pressing down the keys), appear at D4D3 position of the display window. D6D5 positions show the key matrix. For example, S_43 14 means that S= switch, 43 = key K43, $14 =$

scan code of the key. This routine uses LUT-4 for conversion processes. This is to note that the present routine assumes that there is missing keys in the 1st row. Therefore the physical 1st row of the key pad appears as 2nd row while displaying the key's scan code.

Execution at : FOOO:0700

RUT - 4 : (Routine - 4)

Purpose:

To establish communication between the 8086 Trainer and the IBM-PC. The communication will be implemented using COM1 port of the IBM-PC. Data transmitted from the trainer keyboard will be received by the IBM-PC and will be displayed in the CRT monitor. Data transmitted by the keyboard will also be received by the 8086 trainer and will be displayed at 0201 positions of the trainer. The interface hardware between the 8086 trainer and the IBM-PC is shown at page-83. To test the functionality of this interfacing experiment, follow all the steps accurately as described below:-

- 01. Use hookup wires and built the circuit of page-83 in the trainer's breadboard.
- 02. Manually initialize vector table for 'int 20h' in order to receive the data sent by the IBM-PC. The ISR is at ROM location F07A0.
- 03. Manually initialize vector table for 'int 22h' in order to transmit data entered from the trainer's keyboard. An ISR is already in EPROM at location F07DOh.
- 04. Using Macro-Assembler, assemble the following terminal emulation program adopted from [5]. Run it.

05. Initialize the 8259 for base type code 20h for IRO. 8251 for 4800 Baud rate, no parity, 2 stop bits. Execute at F0740h

06. Press any key in the trainer. The character 'A' will appear in the CRT of the IBM-PC.

07. Press any key in the keyboard of the IBM-PC. The corresponding ASCII code will appear at 0201 positions of the 8086 trainer.

08. Now open the EPROM locations for the initialization routines of 8259 and 8251. Disassemble them and read carefully.

09. Also open the codes of the ISRs for 'int 20h' and 'int 22h'. Read them carefully. 84

 $\ddot{}$

pram for 5(b) : Circuit Diag
...
85

5.7 **Data** Tables

A: Lookup Table - 1 (LUT - 1)

The following ROM locations are fused with the data shown against them. This lookup table is used by SUR#4 to derive the cc-codes corresponding to a hex-digit-key on the key pad of the 8086 trainer.

B: Lookup Table - 2 (LUT - 2)

The following ROM memory locations are fused with the data shown against them. This lookup table is usedbu SUR#5 to convert cc-codes of T1 of the reserved RAM space to unpacked hex.

C: Lookup Table - 3 (LUT - 3)

The following ROM locations are fused with the data shown against them. This lookup table is used by Sur#8 to convert packed hex of T2 of the reserved Ram into cc-code.

0: Lookup Table - 4 (LUT-4)

The following ROM locations are fused with the data shgown against them. This lookup table is used by the stanad-alone routine RUT-3 of section-5.6.

5.8 **Interrupt** Vector **Table**

Say, the 8086 CPU is executing some instructions of a program. This is its normal course of action. The CPU can be asked to stop the current task momentarily and spare some times to do a side job and then return back to the interrupted program. This is called 'interrupting' the CPU and this interruption can be done in the following ways:-

- I. A low-to-high signal at the NMI input of the CPU. This is called externally triggered hardware interrupt.
- 2. A high level signal at the INTR input of the CPU. This is also called externally triggered hardware interrupt.
- 3. Inserting a special instruction like 'int 05h' in the program. This is called internally triggered software interrupt.
- 4. Some conditions are generated as a result of the execution of an instruction. This condition e.g., 'dividing an operand by zero' forces the CPU to suspend the current program execution and divert to an interrupt service routine. Interrupt 'int OOh- int 04h' are of these type.

The CPU after being interrupted, wants to know the starting address of the 'Interrupt Service Routine (ISR)'. The starting address is a 20-bit physical address and is provided in the form of CS:IP called 'Interrupt Pointer' or 'Interrupt Vector'. The values of the CS and IP have to be initialized before hand by the users before interrupting the processor.

Intel has said that its 8086 CPU does support to have ISRs starting addresses at 256 different 'Places' in the memory. Here 'Place' means a 20-bit physical address and is definable by the users. This also means that the CPU can respond to 256 different interrupts, each interrupt has its unique 20-bit starting address somewhere in the memory. Intel has named these 256 interrupts as 'int OOh - int FFh'. The starting address of the ISR for each of the interrupts is of 4-bytes wide and is composed of CS(CS_H, CS_L): IP $(IP H, IP L)$.

Since, these 4-bytes data are definable by the user and could be anywhere in the memory, a suitable way of implementing this concept is to declare 4-RAM locations for each of the possible interrupt types. Hence, a total of 1024 bytes of RAM locations are required to accommodate 256 interrupts. And accordingly, Intel has allocated space OOOOOh- 003 Fh to contain the starting addresses of the interrupts. This RAM space is called Interrupt vector Table'.

- Q-I: How does the Interrupt Pointer do correspond to an Interrupt Type?
- A-I: Intel says that if there is a low-to-high transition signal at the NMI input of the 8086 CPU. the CPU will make a jump to an interrupt service routine whose starting address could be formed from the contents of the following memory locations of the interrupt vector table:-00008 - IP_L, 00009 - IP_H, OOOOA- CS_L, OOOOB- CS_H

The first RAM location is 00008h which when divided by 04h gives 2. So, Intel says that this particular type of interrupt will be called by the name' int 02h'. And accordingly, if an interrupt called 'Overflow Interrupt (due to an arithmetic operation on two unsigned numbers, the result of which exceeds the capacity of the destination register or memory)' is named as 'int 04h', and the starting address of the ISR for this interrupt will be found at the following RAM locations of IVT.

 $4x4 = 16$ decimal : 00010 - IP_L, 00011 - IP_H, 00012 - CS_L, 00013 - CS_H

Hence, if the interrupt type is known, the first point of the vector table can be found by multiplying the 'interrupt type' by 04h. Now, a look may be made at the Interrupt vector Table chart at page-87.

 ϵ

\

 $\left| \right|$

 $\mathfrak i$

\

÷.

Fig - 5.8 : Data Structure for Interrupt Vector Table

5.9 Memory Space Map

The break up of the total memory space of 1 Mbytes addressable by the 8086 microprocessor is given below. The tabular form of this break up is shown at page-l 09. .

EPROM:

A large amount of space is blank. The monitor program and other utility programs have occupied only at best 16kbytes of EPROM space. The blank space can be used by the programmer for storing the control **programs and etc.**

RAM:

The RAM space has to be used with caution so that no user instruction by mistake address the reserved RAM space. There is no fence register in order to guard such unwanted accesses.

Free Undecoded Memory Space:

A space from 10000h - EFFFFh is available to the user for inserting more memory devices in the system should there arises such requirements. The user has to consult the memory decoder of the trainer (section - 4.3) for designing the new decoder. This is to ensure that the user decoder does decode the undecoded space as shown in the memory space map.

Stack Memory:

The stack memory is allocated from the same RAM chips as for the users memory. The total allocated space is 1024 bytes. The user has to take care of the limited amount of stack while calling subroutines in the program so that the stack does not penetrate the users RAM space.

) : Memory Map Tabl
 0) If)

 \mathbf{I}

••

<u>ร</u>

5.10 Port Space Map

Refer to Figure-5.10.

 \sim .

المستد

Port Allocation Status

Fig-5.10: Port Space Map Table

5.11 Reserved **RAM** Space **Map**

Refer to Figure - 5.11.

l.

 $\overline{}$

Fig-5.11: Memory Map Table for Reserved RAM Space

 \cdot

 \mathcal{L}

6

INTEGRATED PERIPHERAL **MODULE**

6.1 **Introduction and Board Layout**

Introduction

The trainer board should contain all the common peripheral controllers, and thus the board would certainly become dense. The PCB artwork for this highly denser board could not be manufactured locally, owing to non-availability of the required technology here. Therefore, it has been decided that a separate PCB module can be made which would contain the ommon peripheral controllers.

Board **Layout**

Fig - 6.1 : Board Layout Diagram

6.2 Components Description

 ω , and ω

 $\ddot{}$

 $\ddot{}$

 \cdot

98

.,

 $\ddot{}$

• *,,','r" r~':,?'.~,~*

6.4 Integrated Hardware Block Diagram

Because the 8086 trainer board could not accommodate common *lIO* functional chips, it is decided to build a separate stand-alone board which can easily be interfaced with the trainer using hook up wires and interface connectors. The board is only 10cm x 18cm size and contains the following peripheral controllers that all we need to build any type of controller. Refer Figure-6.!.

The detailed discussion of each of the above peripheral controllers will be made in the relevant sections. However, a brief coverage is made here referring to the block diagram schematic of Figure-6.6.

MS, M2 : Programmable Interval Timer/Counter

Implemented using Intel's 8253s. Each IC contains three identical 16-bit down counters. Each counter can be configured by. software command to work as 'Terminal Counter'/Square Wave Generator/ One Shot. The channels are equipped with input lines for getting startup and clocks. For details, consult the manufacturer data sheet available elsewhere.

M7, M6 : S Channel ADC

M7 is the single channel ADC implemented using AD0804. The number of channels have been increased to eight using a multiplexer M6. The mux channel is selected by the programmer using three *lIO* lines of the M5. The full scale of the ADC is +5V and it is also unipolar.

M3 : Digital-to-Analog Converter

Implemented using industry standard IC of type AD558. This DAC can be operated upto at 12V at lower resolution. The analog output must derive a power section to deliver enough current to the load.

M5 : MUAR - Multifunction Asynchronous Receiver/Transmitter

This is the most and lucrative IC the Intel has ever made containing all common five functions viz.,Parallel I/O, Serial I/O, Counting. Timing and Interrupt Management The 8256 can be configured to various mode of operation and provides an easy support for the designers willing to implement various functions in a small cost effective PCB board. This IC can be used only with multiplexed bus system such as 8085, 8086 and 8751. The 8256 also contains full circuitry of TTL level serial communication.

M4 : RS232-TTL-RS232 Converter

The serial data associated with the 8256 gets converted to the required RS232 format using the Ics 488 and 489. +12V and -12V supplies are needed for the operation of these Ics and are provided using M1.

M9 : Port Decoder

Implemented using 74LS138 which has further decoded the EVEN CS7/ port group line (3000h,....,3FFEh) to derive the Variable Port addresses for all the peripherals of this Integrated Hardware Module.

 $\overline{5}$

6.5 Local Extended Port Decoder

Refer to diagram of Figure-6.5 ..

VI : The Decoder

A standard 74LSI38 which is a 3-to-8 line decoder. There are only 5 port chips in the peripheral module and therefore, one 74LS138 is just enough to select one port chip out of many. The base address of the decoder is (3000, 30002,....., 3FFC, 3FFE = EVEN addressed) and has come from the 8086 trainer. The base address band has already been conditioned with AO, M-IO/, SHE/ lines. Therefore, there were not needed to decode here again. The decoder has accepted the A09, AIO, All lines in order to derive the address band for the various peripheral controllers located in the board.

The decoder is enabled for any EVEN numbered address out of 3000,.....,3FFE. It means that the band of the decoder is 2x I024 Bytes. Each of the decoded line has a band width of 512 Bytes. The truth table of the decoder at page-103 indicates that the U1-15 (pin no 15 of U1) will go low for and address of 3000, 3002,,31 FC, 3IFE.

This is a partial decoder. A partial decoder is one which has not decoded all the unused address lines for the selection of a chip/location. For example, the U3 of page-102 has only four internal registers. So, there should be only four addresses for the chip. In practice, we have assigned 512 byte allocation. This is due to not decoding the unused address lines A3 - A8. If the unused address lines would have been decoded using more 74LS 138s, then it would be called a full decoder. Full decoder does not waste memory locations but it does waste money should the shadow memory locations are not to be used.

Shadow Location:

It is created due partial decoding of the address lines. For an example, the decoder presented in this section is a partial decoder and it has created shadow locations in the following way.

A15 A14 AI3 Al2 All AI0 A09 X X X X X X A2 Al AO $0 \quad 0 \quad 1 \quad 1 \quad 0 \quad 0 \quad 0 \quad \leftarrow \text{ variable } \rightarrow \text{ x } \text{ x } 0$

The address bits A3-A6 are not decoded neither by U1(page-100) nor by U3 (page-102). Now, the addresses of a register of the U3 will have many port numbers and all these port numbers will hit the same physical register/port.

Therefore, the following instructions are the same and will hit the 1st register:-

The same reasoning may also be applied for the registers of other peripheral chips.

While, using the partial decoding scheme, it is a good practice of keeping a decoding table showing the shadow locations.

Fig-6.5: Schematic Diagram for the Extended Port Decoder

6.6 6 - Channel Progrmmable Timer

Refer to Figure-6.6 for the following description.

Introduction to 8253:

It has three identical down counters each 16-bit wide. The counter has a clock input for decrementing the counter value. It has also another input to start down counting. There is a output to indicate the user the desired EVENT has occurred after the down counting. This output line can be connected to the interrupt line of the CPU. The down counter of the 8253 can be configured to work in either of the following mode. Since, there are three counters in the single package, three different functions can be obtained simultaneously. The [PM (Integrated Peripheral Module) contains two 8253s and thus will provide 6 available functions. *In the PCB 8253's D7-DO are wired to DO-D7. So, swap data byte before sending to 8253s. Write a subroutine and call it whenever needed.*

Circuit Description:

Testing Routine for U3:

The following program segment will test the functionality of the Counter - 0 of U3. The test routine is designed to generate 20khz signal out of 1024 Khz signal connected to the input of the counter. The frequency of the output signal can be monitored by connecting a frequency counter or an oscilloscope at terminal OUT0 of the U3.

Procedures:

01. Connect the IPM and the 8086 trainer using hook up wires maintaining signal's one-to-one correspondence.

- 02. Connect GATE0 at +5V
- 03. Connect a Frequency counter or an oscilloscope at OUT0 terminal
- 04. Now eneter and execute the following instruction codes into the 8086 trainer.

and the company of the state

 105

پېړلنې
په سوچينې

Fig. 6.6 : Schematic Diagram for 6-Channel Programmable Timer

6.7 . 8-Channel 8-Bit Analog-to-Digital Converter

Refer to diagram of Figure-6.7.

V7 : The ADC - AD0804

It is an industry standard ADC and is fully microprocessor bus compatible. It has a reference input voltage point which must be fed with a regulated voltage and to be half of the full scale. For example, if the Vref=2.5V, the this ADC will measure from 0 - 5 volt input range.

The ADC needs a clock of about 600khz for data conversion. The ALE signal of the 8088 is just good enough for this purpose. The ADC starts conversion whenever it receives a low-going pulse at its *WRI* pin. The conversion time is about 100uS.

V8 : Analog Multiplexer

This IC can acquire analog signals from eight inputs. The channels are selected by the control signals SO,S! and S2. The SO-S2 control signals are being delivered by the output lines of the 8256 under program control. The truth table is given below.

Functionality Check of the ADC and MUX

The following program segment will test the functionality of the ADC, multiplexer and the P20-P22 lines of the 8256.

Procedures:

- 01. Connect the wipre of a 10K potentiometer at $J7-2$ to feed variable DC via INO.
02. Enter and execute the following program in the 8086 trainer. The D2D1 position
- Enter and execute the following program in the 8086 trainer. The D2D1 positions of the display window of the trainer should indicate the varying value as the pot is varied.

: select ADC channel

using hook up wires connect 0V to all the terminals J4-9, J4-10 and J4-11.

; initiate Convert signal and wait for conversion time

:acquire digital data and display it

107

'n.

6.8 8-Bit Digital-to-AnalogConverter

Refer to Figure-6.8.

This is an industry standard digital-to-analog converter. This DAC is microprocessor bus compatible. It needs a low-going pulse at its WR/ terminal. The analog output is available at terminal 16 and should drive a power stage for delivering enough current to a load.

Functionality Check of the DAC

The following program will check that the DAC is working all right. The digital data will be fed by the program to its inputs (ADO-AD7) which will also be outputted at the 0201 position of the display unit of the 8086 trainer. The user has to connect a suitable DC voltmeter across pin-IS and ground to monitor the converted DC voltage. The reader may observe that the value may saturate before the input data goes to FFh. This is not a problem from the practical point of view as because the interested region remains very near to 00- 3Fh.

; input data display at 0201

6.9.1 Parallel I/O Using 8256

 \sim \sim

Refer to schematic of Figure-6.9.1.

The 8256 is multiplexed bus compatible and it works with both the 8085 and 8086 microprocessors. It has two internal parallel I/O ports each 8-bit wide. The port lines can be individually programmed as either input or output. However, some of the I/O lines may be used for some other purposes depending on the mode of operation of the 8256. The parallel section is just a part out of five parts of the 8256.

All the five functions of the 8256 are completely independent. Therefore it is only enough to initialize the 8256 for the particular function we are interested in. In this example, we will be interested for Port-I to operate as output. There is no need to initialize the whole chip.

Command words needed to be written into 8256 to make it fully operation as far as Port-I is concerned. Port-I is being configured as outputs. The PIO-PI7 may be connected to the trainer's LEOs for monitoring purposes. Consult the 8256's data sheet at Appendix-D.

A: Initialization Words

B: Now write data to Port-l *Writing to Port-l (P17-P10)*

Execute the program either in DOP or S/S mode. Get the result.

Fig-6.9.1 : Schematic for Parallel I/O Using 8256

 $\overline{11}$

 \mathfrak{P}

Seial I/O Using 8256 $6.9.2$

Please refer to Figure-6.9.2 to follow the description given below.

Verification of Serial Communication Link of the 8256

- $02.$ Short J3-1 and J3-3
- 03. Eneter and execute the following Program
- A data value 45 will be displayed at D2D1 04. positions of the display.

Working Principle:

The serial section of the 8256 has been initialized for transmitting and receiving serial data at 4800 Baud Rate. The frame length is 11 consisting of 8-character bits, 2-stop bits, 0-parity bit, 1-start bit. The data is transmitted manually through program. The data comes back to the receiver. The receiver makes and interrupt request with IVC of 'int 44h'. The CPU jumps to the corresponding ISR and displays the received data at D2D1 positions of the display window of the trainer.

05.

06.

A: Initialization Words

- Reset the trainer Change the content of location 09021h. Repeat steps 03 - 07
- 07. 08.
	- Verify that the data is received & displyed

Fig - 6.9.2 : Schematic for Serial I/O Communication Using 8256

6.9.3 Timing Functions Using 8256

Schematic diagram Figure-6.9.3 shows the possible combinations of the Timer configurations and the type of interrupts they produce at terminal counts.

S-Bit Timer: Timer-l to Timer-4

Timer-! to Timer-4 are identical in size and operational point of view except that they are independent and produce separate interrupts on terminal counts. These Timers are down counters. They are loaded with known counts which get decremented by the internal clock. The internal clock is some fraction of the CLK input and is determined by the 'System Clock Prescaler' and 'Counter Prescaler'. These prescalers are operated by software commands. The timers are operated by either 1Khz(100uS) or 16Khz(62.5uS) clocks which is derived from the output of 'System Clock Prescaler'.

These counters are always down counting and they produce interrupts whenever the count change from 1 to O. The intial value is to be loaded first and then enable the corresponding interrupt. These timers are non-retriggerable means they can not be loaded with new values when they are counting down. There is no' way of stopping the timers while they are counting down.

8-Bit Timer: Timer-5 with external Control Input

From functional point of view, this timer is same as Timer-1 to Timer-4 except that this timer can be preloaded to an intial value through the use of the PI5 line of the 8256. The loading id done at the rising edge of P15 and the timer starts counting down on the detection of falling edge of the P15 line. It is a retriggerable timer. The operation sequence is - Loding the initial value into the save'register, Enabling the interrupt and then start the timer.

16-Bit Timer: Timer-4 & Timer-2

Timer-4 and Timer-2 can be cascaded together to make a !6-bit timer. The functional features are the same as the Timer-I to Timer-4.

Time Delay Generation Using Timer-l

,.initialization

Fig-6.9.3: Schematic for the Timing Functions Using 8256

 $\overline{15}$ ÷

6.9.4 Counting Functions Using 8256

Refer to schematic of Figure-6.9.4 at page-I 16 for the Counter section of the 8256. The diagram indicates following possible combinations of counter usage we can have:-

Two counters each 8-bit wide OR One 8-bit counter and One 16-bit counter OR Two 16-Bit Counters.

If we are using two 16-bit counters, then we can have only one 8-bit timer from the 8256 chip. Alternatively, we can have two 8-bit counters and three 8-bit timers and other possible combinations as well.

Counter -2: An Example

This is a down counter.'The counter can be loaded with a value. The content will be decremented one-byone following the rising edge of an activating signal at U2-37 (PI2). When the counter content will just be changed to OOh, the CPU will be interrupted with the interrupt type code 'int 41h'. An interrupt service may be written at the corresponding Interrupt Vector Table to serve the user's purpose.

A: Initialization Words

116

¹¹⁷

 α

6.9.5 Interrupt Prioriy Management Using 8256

Refer to Figure-6.9.5 at page-I 18 for the following description.

Assignment of Interrupt Levels to Interrupt Sources

8086 - 8256 Interrupt Operation

I ;

i

; i.

The 8256 is told by software instruction that it is in an 8086 system. And then the INT and ITT*AI* lines are directly tied with the 8086's corresponding lines. Upon receipt an interrupt request from the 8256, the 8086 issues an *INTAI* pulse to inform the 8256 that it has accepted the INTR. The 8086 issues a second INTA/ pule and the 8256 places the interrupt vector bytes 40h through 47h corresponding to the level of the interrupt to be serviced. Interrupt Registers:

The 8256 has the 'Interrupt Mask', Interrupt Address', 'Interrupt Service' and a 'Priority Control' registers associated with the interrupts. Only the IMR (consisting of Set Interrupt Register and Reset Interrupt Register) and Interrupt Address Register can be accessed by the programmer. . Interrupt Priority Logic:

The 8256 contains special circuitry to resolve the conflicts when several interrupt requests Occur at the same time, so that when the CPU acknowledges interrupt, the highest priority request is vectored to the CPU.

The individual interrupts can be enabled and disabled by manipulating the contents of the Set Interrupt Register and
Reset Interrupt Register.

Eig - 6.9.5 : Schematic for Interrupt Priority Management Using 8256

7

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\frac{1}{\sqrt{2}}\frac{1}{\sqrt{2}}\frac{1}{\sqrt{2}}\frac{1}{\sqrt{2}}\frac{1}{\sqrt{2}}$

APPLICATIONS

 $\mathcal{L}^{\text{max}}_{\text{max}}$

 ~ 200

 $\mathcal{L}(\mathcal{L}^{\mathcal{L}})$ and $\mathcal{L}(\mathcal{L}^{\mathcal{L}})$

 \mathcal{A}

 $\mathcal{L}^{\text{max}}_{\text{max}}$ and $\mathcal{L}^{\text{max}}_{\text{max}}$

7.1.1 Developing and Running Program for Hardware Project

An interfacing experiment based on 8255 programmable peripheral interface is given in Figure-7.I.l.The purpose of this experiment is to give a demonstration that the developed trainer is capable of controlling a user defined hardware.

The user will enter 8-bit binary data using port-A. The data will be acquired and will be displayed to the trainers LEDs using port-B.

Fig-7.1.1 : Schematic for Driving LED Arrays Using 8255

 121

7.1.2 Developing and Running Program for Software Project

Bubble Sort:

To sort the numbers in an array into descending order. The flow chart of the bubble sort is given in Figure-7.1.2. In the flow chart, N represents the number of elements in the array. A is the name of the array which has started at memory location 00481h. I is the index within the array. A bubble sort proceeds by starting at the beginning of an array and puts successive elements in descending order. After the first pass through the array the smallest element must be at the end. Therefore, during the second pass, only the N-I elements are considered, and so on. An assembly program sequence for executing a bubble sort is given below. This program is adopted from [15, page-90] and then coded and executed by the author in the 8086 trainer.

Bubble Sort Program

Fig-7.1.2: Flow Chart to Implement Bubble Sort Algorithm

7.2.1 **Generating Timing Functions for Firing the McMurray-Bedford Inverter**

The McMurray-Bedford complementary impulse commutation inverter is well known in the industry for its application in DC-AC converter for supplying shutdown/emergency power. Upto now, there is no recorded information of generating the complex timing functions of this type of inverter using microprocessor. Everything was done using discrete electronics. The author of this paper successfully generated the firing pulses for the thyristor bridge using 8085/8086 microprocessor. The detailed circuit diagram has been shown in Figure-7.2.1. Given below a brief account of the working principles of the interfacing circuit based on 8253 programmable interval timer.

Plaese refer to schematic diagram in Figure-7.2.1.

- 01. 100Hz (AA) base frequency generated using Counter-0 of 8253.
- 02. 50 Hz complementay signals (BB, CC) were generated using U2 (7474)
- 03. Oneshot signal DD generated using Counter-I in synchronism with 100Hz signal
- 04. Oneshot signal EE generatd using Counter-2 in synchronism with 100Hz signal.
- 05. SCR2 is fired by EE.CC.20KHz. SCR4 is fired by DD.CC.20KHz. SCR 3 and SCRI are OFF becuase BB is low.
- 06. Polarity changes in real time by the complemenatry signals BB and CC.
- 07. The timeing diagram given at page-123 is self explanatory.
- 08. Given below the codes for generating the depicted timing functions.

Instruction Codes:

; configuring Counter-O as square wave generator, Counter-2 and Counter-3 as Oneshots-.

The Inverter is now generating the OUTPUT ac voltage as shown in the diagram. The duty cycle of the output voltage can be varied by changing the data contents of the Counter-I and Counter-2.

72.1 : Schematic for Interfacing Bedford Inverter

 125

Developing an EPROM Programmer

The detailed circuit diagram of an EPROM programmer has been given in Figure-7.2.2(d). It suupots most of the common EPROMs and the truth table for thier programming is given in Figure-7.2.2(a). The hardware functionality of this circuit has been fully tested using the 8086 trainer. There are various switches viz., SW1-SW5 are for connecting various programming voltages and logic levels for different EPROMs. The full documentation of the programming algorithms, the switches, the ZIF socket and etc. are also given. As a demonstration purpose, given below an example program for programming a 2716 EPROM. This routine has been tested and found working all right.

| Device | | Pin Capacity | Mode | | | | | | PB0 PB1 PB2 PB3 PB4 PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7 Progaig | | | | | | | |
|---------------------------|--------------------|--|----------------------|---------------------|-------------------------------------|---|------------------------------|----------------------------------|---|----------|----------------------|------------------------------|----------------|-----------------------------------|--------------------|-------------------------------|
| 2716 2716 | 24 24 | 2K Bytes 2K Bytes | Read Prog | Ω | 0 0 | | θ $^{(1)}$ | θ θ | H/L FI/L | | θ | | $\overline{0}$ | 0^- | | $50mS - N$ |
| 2732A 2732A | 24 24 | 4K Bytes 4K Bytes | Read Prog | H/Li H/L | θ Ω | | θ $\left(\right)$ | θ θ | H/L H/L | Ω | \mathbf{U} | | Ω | | | $50mS + N$ |
| 2764N 2764 2764A | 28 28 28 | 8K Bytes 8K Bytes 8k Bytes | Read Prog Prog | H/L H/L H/L | $H/L = 0$ $H/L = 0$ $H/L = 0$ | | : I I | θ θ () | H/L ıH/L∣ H/L | | Ω θ | $\left(\right)$ θ | θ | Θ \bigcup θ | $\left\{ \right\}$ | $50mS - N$ $ImS - 1$ |
| 27128X 27128 27128A | 28 28 28. | 16K Bytes I6K Bytes 16K Bytes | Read Prog Prog | H/L H/L | H/L H/L H/L LJ | H/L H/L H/L H/L | | θ Ω θ | H/L H/I . 'H/L | | θ | θ | θ | -0 θ θ | θ | 50mS - N $\text{Im} s - 1$ |
| 27256X 27256 27128A | 28. 28 i 28. | 32K Bytes 32K Bytes 16K Bytes | Read Prog Read | H/LI H/L H/Ll | | H/L H/L H/L H/L ; H/L H/L H/L | H/L \vert | θ -0 θ | H/L. H/L H/L i | | | θ | o θ | () | $\left($ () | $1mS - 1$ 1ms - 1 |

Fig - 7.2.2(a): PROGRAMMING CHART USING 28-PIN ZIF SOCKET

Fig-7.2.2(b): IC's Pin Diagram

Fig - 7.2.2(c) : Zif Socket Pin Diagram
Programminng a 2716 EPROM

 $\overline{\mathcal{L}}$

Refer to schematic of Figure-7.2.2(d) at page-127.

 $\ddot{}$

ï

06034 - one byte is done.

 128

Ьr

NOTE: $\cdot 1.$ X can be V_{IL} or V_{IH}.

intel

2716

Figure 3. Standard Programming Flowchart

 0.81

7.2.2 (f): Programming Algorithm for 2716 (Courtesy Intel corpn.)

 \mathbf{F} ig. -

intel

2716

PROGRAMMING CHARACTERISTICS

A.C. PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C$, $V_{CC}(1) = 5V \pm 5\%$, $V_{PP}(1, 2) = 25V \pm 1V$

'A.C. CONDITIONS OF TEST

Input Pulse Levels0.8V to 2.2V

Input Timing Reference Level 0.8V and 2V

Output Timing Reference Level........ 0.8V and 2V

NOTES.

NOTES:
1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or alter V_{PP}. The 2716 must not be
insorted into or removed from a board with V_{PP} at 25 ± 1V to prevent damage to the device.

2. The maximum allowable voltage which may be applied to the Vpp pin during programming is +26V. Care must be taken
when switching the Vpp supply to prevent overshoot exceeding this 26V maximum specification.

Fig - 7.2.2 (g): Timing Parameters for 2716 EPROM (Courtesy Intel Corpn.)

Figure 3. Standard Programming Flowchart

intel

2732A

NOTES:

The input timing reference level is 0.8V for a V_{IL} and 2V for a V_{IH}.
2. I_{DV} and t_{DFP} are characteristics of the device but must be accommodated by the programmer,
3. When programming the 2732A, a 0.1µF capacitor i transients which can damage the device.

Fig-7.2.2 (h): Programming Algorithm for 2732A EPROM

\ddots **J.C. PROGRAMMING CHARACTERISTICS**

 $T_A = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CG} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$

int_er

2732A

x

ï

A.C. PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = 21\text{V} \pm 0.5\text{V}$

NOTES:

1. V_{CC} must be applied simultaneously or before \overline{OE}/V_{PP} and removed simultaneously or after \overline{OE}/V_{PP} .
2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is

'A.C. TEST CONDITIONS

Input Rise and Fall Time (10% to 90%) ≤ 20 ns Input Pulse Levels0.45V to 2.4V Input Timing Reference Level0.8V and 2.0V Output Timing Reference Level0.8V and 2.0V

Fig - 7.2.2 (I): Timing Parameters for 2732A EPROM

Flg-7.2.2 (I): Programming Algorithm for 2764A EPROM

ŧ

Ŷ.

Table 2

D.C. PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C$.

A.C. PROGRAMMING CHARACTERISTICS

 $T_A = 25^{\circ}C \pm 5^{\circ}C$ (see lable 2 for V_{CC} and V_{PP} voltages)

'A.C. CONDITIONS OF TEST

Input Rise and Fall Times

NOTES:

 \overline{a}

H. V_{CC} must be applied simultaneously or before V_{PP} and
removed simultaneously or after V_{PP}.
2. The length of the overprogram pulse may vary from 2.85
msec to 78.75 msec as a function of the iteration counter
value X value X

value A.

3. This parameter is only sampled and is not 100% tested.

Output Float is defined as the point where data is no long-

4. The maximum current value is with Outputs O₀ to O₇

4. The maximum current value is w

 n unionded.

 $\ddot{}$

 $\mathbf{1}$

 $\omega_{\rm{eff}}$

NOTES:

NUTC.
1. X can be V_{IH} or V_{IL}
2. V_H = 12.0V ± 0.5V,
3. A₁ – A_B, A₁₀ – A₁₂ = V_{IL,}
4. See Table 2 for V_{CC} and V_{PP} voltages.

Fig - 7.2.2 (k): Timing parameters for 2764A EPROM

2712BA

intel

27128A

PROGRAMMING WAVEFORMS

Figure 3. int_{eligent} Programming Flowchart

NOTES:

nvice...
1. The Input Timing Reference Level is 0.8V for Vi_{tt} and 2V for a V_{IH}.
2. U_{2E} and t_{OFP} are charactenstics of the device but must be accommodated by the programmer.
1. When programming the 27128A, a 0.1 µF transients which can damage the device.

DEVICE OPERATION

The modes of operation of the 27128A are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A₉ for int_eligent Identifier.

NOTES:

1. X can be V_{IL} or V_{IH}
2. V_{H} = 12.0V ± 0.5V

3. $A_1 - A_8$, $A_{10} - A_{12} = V_{||}$
4. See Table 2 for V_{CC} and V_{PP} voltages.

DC PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C$

AC PROGRAMMING CHARACTERISTICS

 $T_A = 25^{\circ}C \pm 5^{\circ}C$ (See Table 2 for V_{CC} and V_{PP} voltages.)

'AC CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%)......20 ns Input Pulse Levels0,45V to 2.4V Input Timing Reference Level0.8V and 2.0V Output Timing Reference Level 0.8V and 2.0V

NOTES:

1. V_{CC} must be applied simultaneously or before V_{PP} and
removed simultaneously or alter V_{PP}.

2. The langth of the overprogram pulse may vary from
2.85 msec to 78.75 msec as a function of the iteration counter value X.

3. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven-see timing diagram.

4. The maximum current value is with outputs O₀-O₇ unloaded.

Fig - 7.2.2 (m): Timing Parameters for 27128A EPROM

Figure 4. inteligent Programming™ Flowchart

Fig-7.2.2 (n): Programming Algorithm for 27256 EPROM

 $\omega = 1 - \lambda \omega = 1/2 \log^2$

NOTES:

 $\sigma_{\rm{g}}$

NOTES:
1. X can be V_{IH} or V_{IL}.
2. V_H = 12.0V ± 0.5V.
3. A₁ - A₀, A₁₀ - A₁₃ = V_{IL}, A₁₄ = V_{IH}.
4. See Table 2 for V_{CC} and V_{PP} voltages.
5. The manufacturers identifier reads 89H for Cerdip
EPROMs; 88

int_el

27256

NOTES:

1. The input timing reference level is 0.3V for a V_{II} and 2V for a V_{III}.

2. The input timing reference level is 0.3V for a V_{II} and 2V for a V_{III}.

2. The special of the programmer of the special of the Algorithm.

Fig-7.2.2 (o): Timing Parameters for 27256 EPROM

intel

27256

TABLE 2, D.C. PROGRAMMING CHARACTERISTICS TA = 25 ± 5°C

A.C. PROGRAMMING CHARACTERISTICS

 $T_A = 25 \pm 5$ °C (see table 2 for V_{CC} and V_{PP} voltages)

.A.C. CONDITIONS DF TEST

Input Rise and Fall Times

NOTES:

NOTES:
1. V_{CC} must be applied simultaneously or before V_{PP} and
1. Word simultaneously or alter V_{PP}.
2. The length of the overprogram pulse may vary from
2.85 msec to 78.75 msec as a function of the iteration
counter

Fig-7.2.2 (p): Timing Parametrs for 27256 EPROM

140 \vec{r}

8

IBM-PC TO TRAINER' DOWN LOADING SOFTWARE

! . I

8.1 **Introduction**
The IBM-PC and the 8086 trainer can be connected together by a 4800-Bd RS232 serial link on COM 1 port. An ASCII (non document text) of the following format can be down loaded mto the RAM of the 8086 trainer. The ASCII file will usually be prepared from the LIST file produced by the Macro Assembler. This link will be used mainly to down load program codes which will be executed out of the RAM of the trainer. The following program will drive an ADC connected with the trainer as per schematic diagram of page-81 RUT-I. The program codes are developed using MASM. The LST file is given the following format according to the RAM locations of the trainer. Every instruction line must be terminated by ; (semicolon). Also, the last character should be a * (star) which is used to indicate the end of transmission. Now, these codes will be transferred to the trainer. Execution will be done at the local keyboard of the traner at loctation 08000h.

* The content of the 1st small box (08000) is transmitted first to the trainer as the memory location from where the program codes will be stored. The contents of the second box is then transmitted character by character. The PC xmits a character and then waits for the acknowledgment form the trainer. If no ACK is received, no transmission. The communication software has the following parts and will be documented in the next few pages.

01. Program for IBM-PC (SCOM86.EXE)

- Checking if the 8086 trainer has been popwered up.
- Asks the user to enter the ASCII file name from the keyboard
- The ASCII file is opened for READ only.
- The Hedaer (RAM starting location) is transmitted. Xmission is indicated by sending code 01h.
- Then the instruction codes are transmitted. Code 01 h is xmitted after the end of each instruction **codes transmission.**
- End offile transmission is marked by sending charater 03h.

02. 8086 Trainer Firmware

- Receives the header. The ASCII is processed to retrieve the 20-bit starting address of the RAM.
- Receives the instruction codes in ASCII. These are processed to reconstruct the hex codes and one instruction at a time. The codes are also placed in the appropriate RAM locations.

 $\sim 10^{-1}$

 $\sim 10^{-1}$ km s $^{-1}$ m $^{-1}$

IBM-PC SCOM86.EXE FLOW CHART

 143

Trainer

 \mathcal{L}^{c} , where \mathcal{L}^{c} \sim \sim

8.2 Assembly Source Code Listing for IBM-PC's EXE program

 $\ddot{\text{ } }$ J. ţ

mov sh,25h

```
10C<sub>b</sub>mov
       dx seg COM1 IN:
mov
       da, da
nov
mov
       dx offset COM1 IN
int
     21h : does not work
```

```
\mathbf{m}al21h:Master 8259 (20-3F) IMR addrs = 21h
                               :al && 11101100b ,COM1's Rx interrupts CPU on IR4
                 10EChand
                  2th al
                             ; IR4 line (int OCh, IR0=int 08h) is enabled
            out
                   ah.00h
                               init of comm protocol
            mov
                   dx 0000h
            mov
                                pointing at COM1 port
                   111000111b ,4800BdNP2-SB8-DB
            mov
                           :ROM BIOS function call
                14<sub>b</sub>mt
                  dx 03FBh
                                ;LCP =Line Control Port addrs =03FBh
            mov
                 aldx
                           :RxRDY line can generate interrupt
            in.
                  1.7Fhand
                  dx al
            out
                  101hDOT
            mov
                  dx 03F9h
                               ; pointing at IER = Interrupt Enable Register
            out
                  لديك
                           ; no need to ussert DTR/, RTS/ which are already
                  hardware programmed by jumpers at COM1 connector
                  : pointing at Modem Control Register
           sti
                         ;enable 8086's interrupt
                  ah,09h
           mov
                              Intessage Now Roll Calling for 8086 Trainer...!
                  dx, seg ENO
           mov
           mov
                  ds, dx
                  dx offset ENQ
           mov
                21hmt
                           ; send prompt message to CRT
Lap:; LB2= Label-2 Roll Calling 8086 Trainer
                  10.5<sub>b</sub>mov
           call XMIT
                             ; Procedure to write data at Transmitter of 8250
                  bl<sub>45</sub>h
                             wait for the trainer to dugest 05h code.
           mov
CDAG.
           call DELAY
           dec bl
           jnz CDAG
                             : CDAG = Count Down Again
THERE mov shoth
                           getting keyboard status.
         mt 16h
          inz RDKY
                             : ax = not zero, key waiting
BB:
                FLAG1.01h
                                : 01 is given by COMI's Rx in COMI_IN SUR when ACK is received
           cmp
           jna LB2
                           : 05 code was not received by 8086 trainer
                FRL
          jmp
                           ; trainer is ready and now transmit ASCII file
RDKY:
                 ah.00h
          moy
          int 16h
          cmp
                151h
                            ; check if Quit (Q) command
               BB
                          : recheck Acknow of 06h
          me
                QUIT
                             :goto DOS
          unco
FRL:
                 ah,09h
                             ; 8086 Trainer is Ready............!
          mov
                 dx, seg ACK1
          mov
                 41.4xmov
                 dx offset ACK1
          mov
          int
               21<sub>b</sub>n_009h
                             ; Press L for Loading ASCII file
          mov
```
dx seg PMT ~ 10 mov ds, dx mov mov dx offset PMT int 21h CHKLK: mov ah,00h ; check for L key int 16h **14Ch** cmp **GRDTX** jz. 151h $_{\rm{cmp}}$ **E** QUIT jmp CHKLK GRDTX: call RDTX ; go shead read and multing ASCII file jmp QUIT : transmit finishes QUIT: $a21h$;unmask UART for COM1 to prevent it 'n 10_h α from disrupting DOS out 21h,al mov m4C00h mt 21h CTLC PROC NEAR mov ur4C00h int 21h iret $_\mathrm{CTLC}$ **ENDP** COMI_IN PROC NEAR ; data is read from Rx buffer. Put in eircule ; queue QUEUE and then CHK_DIS routine prints it on CRT. sti push ax push br push dr push di push ds mov **¤MYDATA** mov ds, ax dx,03F8h mov Receiver Buffer Address of 8250 aldu in. mov SBUFF.al al_{06h} cmp jnz LB4 ; no ack og 06h FLAG1,01h ; ack is received mov LB4. nop 120_h mov ; non specific End of Interrupt for 8259 $20h$ _ad out ds pop di pop $\boldsymbol{\alpha}$ pop pop bx pop \mathbf{a} iret COMI_IN ENDP ì XMIT PROC NEAR ŧ push bx push α ĵ push \bf{d} push ax mov cx,0010h RECHK: mov dx03FDh ; check if Tx buffer is ready aldx $\mathbf m$

Ì,

and al.20h . p. NO_RDY Tx is READY! pop \mathbf{r} dr.03F8h : pointing at UART mov out 血血 $_{\rm dc}$ jmp **DONE** NO_RDY: loop RECHK ; check Tx buffer for readiness again **drOFFSET TI_OUTM** mov $nh.09h$ mo v b h.00 b mov $m₂$ 21_b $_{\rm rtc}$ pop E. DONE: $\bf{d}x$ pop α pop pop bz ret **XMIT ENDP** RDTX PROC NEAR ; ASCII file read and XMIT sti push bx prompt to enter filenume from keyboard. mov ah 09h bh,00h mov du seg PROMPT mov ds, dx mov dx, offset PROMPT mov mt 21h call SPACE mov ah 09h ; Warning message not to include - after ; in ASCII file mov bh 00h du seg WARN mov ds , dx mov dx offset WARN mov int 21h CFIL: ;GFIL=GetFILe get filename from keyboard mov ah 0Ah mov dx, seg FNAME ds dx mov mov dx offset FNAME int 21h mov blFNAME+1 ;length of filenume for CATXFILE.TXT it is 13d mov **bh,00h** ;bx is a pointer FNAME+2[bx].00h ;place 00 (ASCIIZ) to replace CR(0Dh) at end. mov nh_{3Dh} mov : ASCII file operating al00h mov dxsegFNAME+2 mov ds, dx mov mov dx, offset FNAME+2 int 21h mov FHANDL, ax ;File Handle is saved inc FIOK ; file opened dec FLAG4 ; 3 times chance if worng path for filename **E** BELOW

ä

mov ah.09 h mov dr.seg MSG2 ds dx mov mov dx offset MSG2 int 21h jmp GFIL BELOW: mov FLAG4.03h ; not correct filename mov ah,09h mov dx seg MSG3 ; message Bad pathname.... mov ds.dx mov dx offset MSG3 int 21h mov sl2Ah ; muit * to trainer to indicate end of mussion call XMIT imp EXIT! **FIOK:** h _{09h} ; file opening success message mov mov dx, seg MSG1 mov ds, dx mov dx, offset MSGI int 21h hh 42 h File Pointer Position mov mov al00h mov bxFHANDL mov cx0000h mov dx,0000h int 21h mov a109h ; header will be sent RAM address call XMIT call DELAY cmp FLAG1.01h : ack 06 is received PM: **p** OKX : go shead call CTLO jmp PM OKX: mov FLAG1,00h ; to sense next acknowledgement mov sh09h ; message Transmitting RAM starting focation mov dr, seg ACK2 mov ds.dx mov dx offset ACK2 int 21h GCHA: call NXTCHA ; reading next character from File crap BUFF,20h ; space is not printed z CCHA :GCHA=Get CHAracter cmp BUFF,2Dh . will not be printed jz PEXIT ; proceed to EXIT mov sh02h ; printing the start of RAM XXXXX mov d,BUFF int 21h mov alBUFF umit start of RAM XXXXX call XMIT call DELAY ; checking if ACK (06h) has arrived from trainer. ACMP: cmp FLAG1,01h jz OKI

pap AGN ; next Line EXITP: mov aLBUFF ; mut * to trainer call XMIT ~ 100 km s $^{-1}$ call SPACE call SPACE ah,09h; Transnussion Ends Message mov mov dz, seg ACK4 mov ds, dx mov dx, offset ACK4 $m1$ 21h mov ah3Eh ; ASCII file close EXTT: mov bxFHANDL int 21h EXTTI: mov m4C00h int 21h $\mathcal{L}_{\mathcal{A}}$ ret **RDTX ENDP** CTLO PROC NEAR mov ah00h int 16h comp aljlh jnz OUTX mov ah,3Eh ; ASCII file close mov bxFHANDL int 21h mov m,4C00h int 21h . OUTX: tet CTLQ **ENDP** NXTCHA PROC NEAR mov ah, 3Fh ; reading one byte from the current file pointer mov brFHANDL mov cx0001h mov dx, seg BUFF mov ds.dx mov dr. offset BUFF int 21h ret NXTCHA ENDP SPACE PROC NEAR mov ah02h mov dl0Dh int 21h mov ah02h mov dl0Ah int 21h ret SPACE ENDP DELAY PROC NEAR mov cx, OFFFFh **HERE:** loop HERE ret DELAY ENDP CODE **ENDS** END START

150

ţ.

C Source Code Listing for IBM-PC's EXE Program 8.3

```
#include <stdio.h>
#include <bios.h>
#define STCMD (bioscom(2,0x00,0)) && 0x0006 != 0x0006
#define TXCMD 1,ch,0
#define MSG2 "\nAcknowledgement Not Received from the Trainer...!'\n"
main()₹
   char fname [80],ch;
   FILE *fp;
   int y,
   bioscom (0,0xC7,0); /* COM1 initialize at 4800Bd, NP, 2-SB */
   printf (M3G1);
   do
    €
       bioscom (1,0x05,0)/ sending ASCII=05h=ENQ=Enquiry) */
       delay (100), \frac{4}{7} delay to absorb the data byte by the trainer \frac{4}{7}3
   while ((\text{bis.com}(2,0x00,0)) := 0x06);printf ("nTrainer is Ready........!\n");
  printf ("\nPress Capital-L to Load and Xmit ASCII File\n");
  printf ("InEnter Pathname for the File. In");
  gets (fname);
   fp = fopen (frame, fr^s);bioscom (1,0x09,0); \prime 09h = ASCII Header Transmit (HT) \prime/
   if (STCLID)/*checking for the ACK coming from Trainer */
    \left\{ \right.printf(MSG2);
       exit(1);Y
   printf ("\nNow Transmitting the RAM Starting Address....!\n");
   do
     \{putchar(ch=getc(fp)).
        if(ch!='')\left\{ \right.if (ch \models \neg \negbioscom(TXCMD);
                 delay(10);
                 if(STCMD) /* ACK (06h) is checked and not received)*/
                   Ι
                      printf(MSG2);
                       crit(2);
```
151

 \mathcal{A}_c

} } } } while(ch $!=$ '-'); putchar (getc(fp)); / F End 11 RAM address Transmittion & bioscom(l,OxOI,O); . printf('\nNow Transmitting ONLY the Instruction Codes,\n'); do { putchar(ch=getc(fp)); if $(ch = '')$ { do { $if((ch=getc(fp)) != '$ { if(ch $!=$ ';') { bioscom(TXCMD); delay(IO); putchar(ch); $if(ch = '")$ $\left\{ \begin{matrix} \frac{1}{2} & \frac{1}{2} \frac{1}{2} & \frac{1}{2} \frac{1}{$ exit (0); } **else** { if (STCMD) /* ACK not received */ { printf (MSG2); exit(3); } } } else /* one instruction xmission is ended */ putchar(ch); *crd 1)* Ore Instruction $x \cdot x$ is then e / bioscom(1,0x01,0); /* 01h = SOH = slart of header */ if (STCMD) exit(4); } } else putchar (ch); } while (ch $:=$ ';'); } } while $(ch == \dagger)$; return (0); 152

)

8.4 Assembly Source Code Listing for Trainer's Firmware

8086 Trainer's Firmware Program Listing
Mainline Program Starts at F1600h.

MAIN LINE PROGRAM

Fig-8.4: Software Flow Chart for Trainer's Firmware

 \sim α

155

 $\Delta \sim 10^{-11}$

RESULTS AND DISCUSSION

RESULTS

 \bar{z}

 \bar{z}

Given below a short table indicating the Actual Result versus the Expected Result. The reasons for the anomalies have been discussed in the next page.

 \bar{z}

DISCUSSION

Item - 01:

The 8086's line can source about 400uA current, That means that it can drive only one TTL gate. At present, the 8086 will at best drive two CMOS gates (either two EPROMs or two RAMs at the same time for word operation) which will not overload the bus. It has been experimentally verified that the bus can be connected to the IPM of section-6 without any data buffers. However, if the question of connecting TTL RAM (74S189) occurs, then one has to condition the bus lines using suitable data buffers like 74LS245.

Item - 02:

Thanks to 2716 EPROM for having II address lines. It has made it possible to decode the memory chips of 32Kbyte size with full decoding. The decoder has 8 active low outputs. 5 of them have gone to 5 onboard memory/port chips. The remaining 3 are available at edge connector as decoded lines for accessing EVEN addressed byte-oriented ports. If someone wishes to access ports at ODD address, then the contents of the EPROM has to be changed to meet the requirements. This can be easily done by consulting the section-4.3.

Item - 04:

The 8279 can drive 16 seven-segment display devices. In the trainer, only 9 are used. The remaining 7 can be added by the user to monitor some of the data of interest. The data and the scan lines of the 8279 are made available at edge connectors 17 and J6. The functionality of this scheme has been verified. But, the data does not remain in the added display device when the control is transferred to the monitor program. It is good as long as the control remains in the executing program. The beginning part of the monitor program needs to be read and analyzed properly for finding out the clue of this problem.

Item - 07:

Full modularity in the design and implementation of the monitor program could not be achieved and it is mainly due to manual coding of the instructions. A survey of the flow charts at section-5.1 indicates that the program development is tree structure. This is good for understanding the program logic but creates problem to maintain the program codes. There is also difficulty to modify the program should a need arises. However, still a good amount of modularity hs been achieved by creating many subroutines.

Item - 09:

Digit printing in the display unit will occur while examing/editing memorylregister contents. There is no separate 'Digit Printing Routin' for each situation. Rather, a generalised 'Printing Subroutine' has been developed which is being called with approproate parameters.

Item - 10:

The bx register is used by the single stepping mechanism as a pointer. If the content of this register is changable in the Single Stepping environment, the Single Step rountine fails. Therefore, the content of the bx register can only be examined. However, due to an error, the content can be changed using CHG command, while the bx register is examined as bl and bh. The users need to remain aware about it.

Item - 11 and Item -12 :

It is a necessary routine that allows checking the memory content without exiting the single stepping routine. However, due to time constraint, this routine could not be developed and implemented. The key labeled as 0/PRT may be used to examine/edit port contents. The routine is yet to be developed.

Ρ.

10

CONCLUSION AND FUTURE SCOPE **OF WORKS**

Conclusion:

Design, development and the construction of a microprocessor trainer requires the same setup as required for any other PCB assembly line. The set up consists of:-

- 01. Trained engineers and technicians
- 02. PCB (at least double layer) manufacturing facilities
- 03. Development Tools and software

In spite of the lacking of the minimum requirements of the above support, the 8086 trainer has been realized, and it has been functioning properly.

The advent of this trainer has established a theory that 'Creative Idea' always gets transformed into reality regardless of the degree of obstacles and it is attributed to the 'Strong Desire' of the team working behind the project.

This work will motivate the researchers of the various organizations to transform their 'Hookup Wiring' circuitry into manually PTHed double layer PCBs.

There are virtually endless number of consumer products and industrial controllers that could be developed using programmable devices like Microprocessors. However, due to non-availability of the trainers, the concerned designers could not work on 'Microprocessor Based Design'. The locally developed 8086 trainer would help the engineers designing their products based on microprocessor. A microprocessor product requires less maintenance. It is low cost and highly reliable.

Microprocessor is a common subject to offer in the curriculum of electrical/electronic/computer engineering and other disciplines of applied sciences in home and abroad. **In** Bangladesh, the practical classes of the microprocessor courses are conducted based on a few imported 'Trainers' for which there is no Laboratory Manuals. The developed trainer, if adopted by the educational institutes of Bangladesh would allow the respective teachers to write and develop Microprocessor Laboratory manuals and make the teaching more practical and complete.

The success of this work makes an indication that all types of educational trainers at least of electrical/electronic type may be developed at home.

To make a programmer, there is a need of PC which must be available as a low cost consumer product. Likewise, to make an engineer (who will be making a machine - the computer), there is a need of low cost microprocessor trainer. The realization of this trainer has opened the door for a graduate to become an engineer by exercising his theoretical knowledge on this trainer.

Having a look at the trainer, it can be said that designing a computer does not require the so called talents. Rather, it requires 'A File' that contains the systematic methods of developing a product. People can be trained to follow the steps of the 'File'.

It is believed that the present thesis will serve as such a 'File'.
Future Scope of Work

The following areas have been indentified as potential areas where good technical work can be carried out based on this trainer.

On-board I/O Peripherals:

This is a basic trainer. It is built keeping in mind that it will be used by the students for learning purposes. The trainer does not contain anyon-board I/O periphrals. Therefore, the product designers will face some difficulties in developing a controller. A new PCB may be designed incorporating the Intel's MUART chip 8256 which contains all the five common functions (Parallel I/O, serial I/O, Timing Fuctions, Counting Functions and Interrupt Priority management) in a 40-pin IC.

On-board 8087 Math Coprocessor:

Many applications may require the number crunching jobs where the 8086 will certainly be slow. Therefore, incorporating an 8087 chip on the board might be good idea. A new PCB could be designed to add an 8087 and operate the 8086 in Maximum Mode. (Refer to Appendix-A).

ROM-BASED Assembler:

The present trainer will require an IBM-PC and the Macro-assembler for getting the machine codes for the instructions to be entered into the trainer for execution. This can be easily eliminated if some one comes forward to write a ROM based assembler for this trainer. The author has given some hints in this regard in Appendix-B.

80286 Trainer:

8086 is an advanced processor, but it does not include the PVAM (Protected Virtual Addressing Mode) concepts. 80286 and later microprocessors support this concept. These processors always boots up in 8086 mode. Therefore, an attempt could be made to develop an 80286 trainer based on the 8086 trainer for the understanding of the PVAM concepts.

Improving the Monitor Program:

The monitor program of the trainer could be improved in many areas. Moreover, many routines are yet to be developed and fused into the EPROMs. The following areas are being pointed:-

Treating a memory Location as a Simple Register in the Single Step

At present, there is no provision for checking the content of a memory location after the execution of a memory reference instruction in the single step mode. To do it, one has to EXIT form the single step, check the memory content and then re-enter manually. This can easily be done still being in the Single Step environment if the RAM location could be treated as simple register. The authoe has given some in this regards in section-5.4.9.

Examining/Editing Port Content:

This is an useful routine which the trainer does not have. A key has been assigned for this purpose but there is no software routine to response to the key's request. Some works may be done to write and implement this routine. For hints please see section - 5.4.10

Software Documentation:

The full documentation of the monitor program has not been done. Some more works could be done in this regard because 'A software exists by its documentation'. Without systematic documention of the monitor program, future modification of the monitor program would be simply impossible.

APPENDIX-A

MAXIMUM MODE OPERATION OF 8086 .MICROPROCESSOR WITH 8087 FLOATING POINT UNIT

A.I Schematic of 8087 **with** 8086

The design of the 8086 CPU is not optimized to carry out fast mathematical calculations. Virtually, any kind of mathematical calculations can be carried out using 8086 instructions, but they will run very slow. Therefore, a specialized processor named as math coprocessor or Floating Point Unit of the type 8087 has been designed to carry out all types of number crunching tasks. Since, the FPU is not a general purpose processor, it has to be operated in parallel with a general purpose processor like 8086.

The 8086 CPU is housed in a 40-pin package and is usually used in its minimum mode where there is no need of connecting any other co-processor like 8087. The schematic diagram of Figure-A.l shows actual implementation of the 8086's maximum mode having connection with an 8087 and an 8288. A clock generator chip of type 8284 has also been shown.

U2 : 8087 Math Co-processor

Double arrows near the A 16/S3 - A 19/56 lines indicate that the 8087 can assert address information while operating on the memory devices. It can also monitor the status signals S3-S6 being asserted by the 8086 when the bus is under 8086's control. The same reasoning holds good for the BHE/-S7 line.

Double arrows near the SO/-S2/ lines also indicate that the 8087 asserts the encoded signals while it is the master of the bus. It also monitors the. 8086's status signals SO/-S2/ while 8086 is the bus master.

The 8087 gains the bus mastership from the 8086 using the RQ/-GTO/ lines. This is also a bi-directional line and the single line furnishes the 'Bus Request', 'Bus Grant' and 'Bus Release' operations between the 8086 and 8087. The RQ/-GTI/ line is strapped to +5V meaning that no other coprocessor can be cascaded in the system.

The 8087 uses the QS0 and QS1 lines to monitor the status of the Instruction Prefetch Queues of the 8086 for the purpose of copying the instruction bytes of those queues.

The 8087 has an interrupt line labeled as 'INT'. This pin goes high whenever there occurs an error inside the 8087. This line can be routed to the 8086 CPU via an optional 8259. Or, it can be directly connected to the NMI Iine of the CPU.

Ul : 8086 Microprocessor

MN-MX/ pin strapped to +5V in order to allow it for generating the signals shown against its pins. The CPU generates the encoded status signals SO/-S2/ which get decoded by the bus controller 8288. The output of the 8288 chip indicate the various timing functions required for interfacing RAMs, ROMs, Interrupt Controller and I/O devices. It also generates the ALE signal for sampling the address information from multiplexed bus system carrying composite signals like ADI 5-DOO.

The 8086 has two bus transfer line viz., RQ/-GTO/ and RQ/-GTI/. In the present case only one has been used and the other one has been disabled by strapping at +5V.

Bus Arbiter?

Do we need a Bus Arbiter here? Why not? Or why? There are two processors 8086 and 8087. They will share the same data memory. Therefore, there may be a chance of bus conflict! If this would be the case, then the bus arbiter 8289 could be employed in the system to generate the AEN/ and CEN signals of the 8288. Under this circumstances, the lOB input line of the 8288 has to be strapped to +OV indicating the Bus System.

 $-$ A.1 : Schematic of 8087 with 8086

 162

A.2 **Demonstration Example**

The prototype 8087 trainer is built using the 8086 trainer. The 8086, 8087 and 8288 are placed on the bread board. **The circuit as per Figure-A.l has been implemented using hook up wires. The system has come up in maximum** mode and allowed execution of all 8086 instructions. To verify that the 8087 is also working, the following program **codes are entered in the trainer and executed. The result is found as expected.**

The following program employs both the 8086 and 8087 to add two numbers viz., 03h and 04h. If the program is executed successfully, the result 07h will be stored at memory location 0047Ch by the 8087.

•

APPENDIX-B

By The Last Print Hill process to

8086 TRAINER WITH **BUILT-IN ASSEMBLER**

B.l Introduction

À

The 8086 trainer introduced in this thesis is a very basic one. It has only a hex keyboard and a 9-digit 7 segment display unit with a friendly and powerful EPROM-based monitor program. The trainer board does not contain any port devices. The trainer will allow any user to study, analyze and experiment any of the 8086 instructions and the addressing modes. The trainer is equipped with edge connectors for conducting interfacing experiments.

Because of so many (about 24) addressing modes of the 8086 microprocessor, it is not very easy to code the assembly mnemonics into binary values by hand. Therefore, the common practice is to use the Assembler package and get the machine codes for the instructions of the program intended to be executed in the trainer. This requires the need of IBM-PC.

The aim here is to work on the upgrading of the basic trainer so that it becomes independent of IBM-PC for coding the assembly mnemonics. It means that a EPROM-based assembler is to be designed. The trainer must contain an alphabetic keyboard and an alphanumeric display unit so that instructions can be entered in plain text. The trainer should retain the original hex key pad in order to program in machine codes.

The author claims that he has conducted sufficient works and experiments in order to test the possibility of realizing such a sophisticated trainer with the available hardware. There is a good sign of getting a trainer of this kind in near future if a suitable candidate could be found to carry out the remaining jobs which is mainly developing the translation and code generation routines. The summary of the works so far conducted is given below:-

Section - B.2 depicts the board layout of the proposed assembler-based trainer. The trainer now has used the Intel's versatile MUART chip of type 8256. It is a Multifunction Universal Asynchronous Receiver/Transmitter and contains all the five common functions usually required in a microcomputer applications viz., (I) Parallel I/O, (II) Serial I/O, (Ill) Counting Functions, (IV) Timing Functions and (V) Interrupt Priority Management. Some additional Ics viz., MC1488 and MC1489 have been used to make the serial communication to RS232 standard in order to communicate with an IBM-PC over the COMl/COM2 port should there arises a need of recording data in the hard disk or on the color monitor.

Section - B.3 contains detailed schematic of the alphanumeric display unit and the keyboard. The drawing also contains the detailed structure of the key matrix along with their scan codes.

Section - B.4 depicts the internal diode matrix structure of the alphanumeric display unit of the type MAN2815. It is to be noted that the display unit is of multiplexed type. The display must be driven by a character ROM.

Section - B.5 is the data table of the character ROMs which are designated as U 14 and U 15 in the schematic diagram in Figure-B.2. The data table has been prepared by hand first and then were fused in the EPROMs of type 2716. They work all right.

 $\omega = \omega \omega =$

of the Proposed Trainer Component Layout \mathbf{r} $- B.1$ Fig.

S.

 $\mathcal{O}_\mathcal{F}$

B.3 Alphanumeric Diaplay/Keyboard

V20: Multiplexed Display - Type MAN2815

This is a 15-segment display device. Please see section-BA. To activate the 15-segments, the 8-bit user data lines of the 8279 have been expanded to 15-lines by incorporating the chips U14 and U15. U15 drives the segments a - hand U 14 drives the segments i-dp. The common cathodes of the display devices are driven by the decoders U16 and U17.

Vl3: Keyboard/Display Controller

It is initialized to drive 16-digits left entry and a 2-key lockout keyboard.

V14,V15 : ROM Characters

Please see section-C.5 for the details of data fused in these two EPROMs. Say, we wish to display charater 'A' at D16 position. To activate the required segments, we consult the data chart of page-158 and see that U14 should output 00h and U15 should output F7h. The data chart also indicates that these two data bytes are fused at locations 00h of the U14 and U15 which are essentially EPROMs. Therefore, in order to get these two data bytes out, we need to output a data valu 00h at A3-A0 and B3-B0 lines of the 8279. That means that writing a data value OOh at Diaplay RAM location Olh of the 8279 will accomplish everything wanted.

Demonstration Routine:

In real situation, there will be a blinking cursor probably of the type * (star). The CPU will fully remain busy in blinking the cursor. Therefore all other tasks including the keyboard entry would be served on interrupt basis. Thus the IRQ line of the 8279 has been funneled to the INTR line of the 8086 via the ExINT line of the 8256.

Full syntax rules of the commercial assembly language like Macro-assembler could not be followed in this case due to lack of sufficient symbols in the keyboard. Even there is no ; (semi colon) sign in the keyboard. The cursor * (star) itself can be used as the line termination symbol of an assembly instruction. The following type of instructions can be entered using the alphanumeric features of the keyboard. For fully syntaxed system, the display unit has be converted to a single/multiline graphics/dot matrix one. Our one is a simple 16-digit display unit. However, it should be good enough to implement a workable system at least for learning purposes.

Maximum Length Instruction in Assembly: L2: mov WORD PTR cs: $[bx][di+1234h]$, al: Implementation in the Proposed Trainer : L2\ MOV BYTE PTR CS.[BX][DI+1234H],AL*

\ - backward slash will work as: (colon) for LABEL

. - full stop will work for the: (segment override prefix sign)

* - star sign will work for the end of the instruction line

Because there is only 16-digits, the entry will shift to left. It will be retained in RAM.

 \sim

Contractor

Alphanumeric Display/Keyborad of the Schematic $\mathbf{L}_{\mathbf{R}}$ $B.2(a)$ \mathbf{L} Fig.

5 ᆠ

Fig-B.2(b): Internal of MAN2815 Display Device

Fig-B.2(c): Character ROM Data Table

APPENDIX-C

SELECTED DATA SHEETS

<u>inta</u>

8279/8279-5 PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

- **a Simultaneous Keyboard Display Operations**
- **B Scanned Keyboard Mode**
- **E** Scanned Sensor Mode
- **B** Strobed Input Entry Mode
- **B** 6-Character Keyboard FIFO
- 2-Key Lockout or N-Key Rollover with **Contact Debounce**
- Dual 8- or 16-Numerical Display \mathbf{r}
- **B Single 16-Character Display**
- **B Right or Left Entry 16-Byte Display** RAM
- B Mode Programmable from CPU
- **Programmable Scan Timing**
- Interrupt Output on Key Entry
- **Available In EXPRESS** -Standard Temperature Range
	- -Extended Temperature Range

The Intel® 8279 is a general purpose programmable keyboard and display I/O interface device designed for use with intell microprocessors. The keyboard portion can provide a scanned interface to a 64-contact key matrix. The keyboard portion will also interface to an array of sensors or a strobed interface keyboard, such as the hall effect and they would person in the main the main of the second with the subsequence of the person as the main end of the
Territe variety. Key depressions can be 2-key lockout or N-key rollover. Keyboard entries are debounded and str an 8-character FIFO. If more than 8 characters are entered, overrun status is set. Key entries ast the interrupt output tine to the CPU.

The display portion provides a scanned display interface for LED, incandescent, and other popular display technologies. Both numeric and alphanumeric aegment displays may be used as well as simple indicators. The 8279 has 16x8 display RAM which can be organized into dual 16x4. The RAM can be loaded or interrogated by the CPU. Both right entry, calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto-increment of the display RAM address.

6-402

 \overline{a}

HARDWARE DESCRIPTION

 \mathcal{L}^{max} and \mathcal{L}^{max}

The 8279 is packaged in a 40 pin DIP. The following is a functional description of each pin.

Table 1. Pin Descriptions

FUNCTIONAL DESCRIPTION

Since data input and display are an integral part of many microprocessor designs, the system designer needs an interface that can control these functions without placing a large load on the CPU. The 8279 provides this function for 8-bit microprocessors.

The 8279 has two sections; keyboard and disptay. The keyboard section can interface to regular typewriter style keyboards or random toggle or thumb switches. The display section drives alphanumeric displays or a bank of indicator lights. Thus the CPU is relieved from scanning the keyboard or refreshing the display.

The 8279 is designed to directly connect to the
microprocessor bus. The CPU can program all operating modes for the 8279. These modes include:

 $6 - 403$

٠.

APA-007426

 \overline{a} وأستانت النور

÷,

 \mathbf{L}

8279/8279-5

Ingul Modes

- . Scanned Keyboard -- with encoded (8 x 8 key keyboard) or decoded (4 x 8 key keyboard) scan lines. A key depreasion generates a 6-bit encoding of key position. Position and shift and control status are stored in the FIFO. Keys are automatically debounced with 2-key lockout or N-key rollover.
- **Scanned Sensor Matrix** $-$ **with encoded (8 x 8 matrix** switches) or decoded (4 x 8 matrix switches) acan lines. Key status (open or closed) stored in RAM addressable by CPU.
- . Strobed Input Oata on return lines during control tine strobe is transferred to FIFO.

Output Modes

. 8 or 16 character multiplexed displays that can be organized as dual 4-bit or single 8-bit $(B_0 = D_0, A_3 = D_7)$.

. Right entry or left entry display formats.

- Other features of the 8279 include:
- . Mode progremming from the CPU.
- **Clock Prescaler**
- . Interrupt output to signal CPU when there is keyboard or sensor date available.
- . An 8 byte FIFO to store keyboard information.
- 16 byte internal Display RAM for display refresh. This RAM can also be read by the CPU.

PRINCIPLES OF OPERATION

The following is a description of the major elements of the 8279 Programmable Keyboard/Display interface device. Refer to the block diagram in Figure 3.

 \sim

VO Control and Data Buffers

The I/O control section uses the CS, Ao, AD and WR lines the unit control section uses the US. My the site with lines
to control data flow to and from the various Internal
registers and buffers. All data flow to and from the 6279 is enabled by CS. The character of the Information, given or desired by the CPU, is identified by Ao. A togic one
means the information is a command or status. A togic
zero means the information is data. RD and WR determine... the direction of data flow through the Oata Buffers. The Oata Buffers are bi-directional buffers that connect the internal bus to the external bus. When the chip is not Superior with the salemni ous, when the chip is not
state. The drivers input during WR+CS and output during.
RD + CS.
RD + CS.

Control and Timing Registers and Timing Control

These registers store the keyboard and display modes and other operating conditions programmed by the CPU. The modes are programmed by presenting the proper command on the data lines with $A_0 = t$ and then sending . WR. The command is latched on the rising edge of WR.

The command is then decoded and the appropriate function is set. The timing control contains the basic timing counter chain. The first counter is a + N prescaler that can be programmed to yield an internal frequency of 100 kHz which gives a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The other counters divide down the basic internal frequency to provide the proper key scan, row scan, keyboard matrix scan, and display scan times.

Scan Counter

The scan counter has two modes. In the encoded mode, the counter provides a binary count that must be externally decoded to provide the scan times for the counter decodes the least significant 2 bits and provides a decoded 1 of 4 scan. Note than when the keyboard is in decoded scan, so is the display. This means that only the first 4 characters in the Display RAM are displayed.

In the encoded mode, the scan fines are active high outputs. In the decoded mode, the scan lines are active low outputs.

Return Buffers and Keyboard Debounce and Control

The 8 return lines are buffered and latched by the Return Buffers. In the keyboard mode, these lines are scanned. tooking for key closures in that row. If the debounce circuil detects a closed switch, it waits shout 10 msec to check if the switch remains closed. If it does, tha address of tha switch in the matrix plus the status of SHIFT and CONTROL are transferred to the FIFO. In the scanned Sensor Matrix modes, the contents of the return lines is directly transferred to the corresponding row of the Sensor RAM (FIFO) each key scan time. In Strobed Input moda, the contents of the return lines are transferred to the FIFO on the rising edge of the CNTL/STB line pulso.

FIFO/Sensor RAM and Status

This block is a dual function 8 x 8 RAM. In Keyboard or Strobed Input modes, it is a FIFO. Each new entry is written into successive RAM positions and each is then read in order of entry. FIFO status keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or writes will be recognized as an error. The status can be read by an RD with CS low and Ao high. The atatus logic also provides an IRQ signal when the FIFO is not empty. In Scanned Sensor Matrix mode, the memory is a Sensor RAM. Each row of tha Sensor RAM is loaded with the status of the corresponding row of sensor in the sensor matrix. In this mode, IRQ is high if a change in a sensor is detected.

Display Address Registers and Display RAM

The Display Address Registers hold the address of the word currently being written or read by the CPU and the two 4-bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The Display HAM can be directly read by the CPU after the Sorrect mode and andress is set. The addresses for the A and B nibbles are lutomatically updated by the 8279 to "atch data entry by the CPU. The A and B nibbles can be the car independently or as one word, according to the set to either left or right entry. See Interface Considerations for details.

SOFTWARE OPERATION

8279 commands

The following commands program the 8279 operating modes. The commands are sent on the Data Bus with $\overline{\text{CS}}$ low and An high and are loaded to the 8279 on the rising edge of $\widetilde{\text{WR}}$.

Keyboard/Display Mode Set

Where DD is the Display Moda and KKK is the Keyboard Mode

DD

 Ω

- 8 8-bit character display Left entry $0₀$
	- 16 8-bit character display Left entry* \blacksquare
- .8 8-bit character display Right entry Ω
- 16 8-bit character display Right entry

For description of right and left entry, see Interface Considerations. Note that when decoded scan is set in keyboard mode, the display is reduced to 4 characters independent of display mode set.

KKK

- Encoded Scan Keyboard 2 Key Lockout* O. Ω Ω
- Decoded Scan Keyboard -- 2-Key Lockout $\mathbf{0}$ $\mathbf{0}$ $\mathbf{1}$
- Encoded Scan Keyboard N-Key Rollover Ω $\mathbf{1}$ Ω
- Decoded Scan Keyboard N-Key Rollover $\ddot{}$ $\mathbf{1}$
- o **Encoded Scan Sensor Matrix** $\ddot{}$
- Decoded Scan Sensor Matrix 0.1
- Strobed Input, Encoded Display Scan \mathbf{o}
- Strobed Input, Decoded Display Scan \mathbf{I} 1

Program Clock

All timing and multiplexing signals for the 8279 are generated by an internal prescaler. This prescater divides the external clock (pin 3) by a programmable Integer, Bits PPP^{op} determine the value of this integer which ranges from 2 to 31. Choosing a divisor that yields 100 kHz will give the specified scan and debounce times. For instance, if Pin 3 of the 8279 is being clocked by a 2 MHz signal, PPPPP should be set to 10100 to divide the clock by 20 to yield the proper 100 kHz operat-Ing frequency.

Read FIFO/Sensor RAM

 $X = Don't Care$

The CPU sets up the 8279 for a read of the FIFO/Sensor RAM by first writing this command. In the Scan Key-

 \blacktriangle

"Detault after reset.

6-405

AFH-00742B

8279/8279-5

board Mode, the Auto-Increment flag (AI) and the RAM address bits (AAA) are irrelevant. The B279 will automatically drive the data bus for each subsequent read (A $_0$ = 0) In the same sequence in which the data first entered the FIFO. All subsequent reads will be from the FIFO until another command is issued.

in the Sensor Matrix Mode, the RAM address bits AAA select one of the 8 rows of the Sensor RAM. If the Al flag is set $(AI = 1)$, each successive read will be from the subsequent row of the sensor RAM.

Read Display RAM

The CPU sets up the 8279 for a read of the Display RAM by first writing this command. The address bits AAAA select one of the 16 rows of the Display RAM. If the Al flag is set (Ai = 1), this row address will be incremented after each following read or write to the Display RAM. Since the same counter is used for both reading and writing, this command sets the next read or write address and the sense of the Auto-Increment mode for both operations.

Write Display RAM

The CPU sats up the 8279 for a write to the Display RAM by first writing this command. After writing the command with $A_0 = 1$, all subsequent writes with $A_2 = 0$ will be to the Display RAM. The addressing and Auto-Increment functions are identical to those for the Read Display RAM. However, this command does not affect the source of subsequent Data Reads; the CPU will read from whichever RAM (Display or FIFO/Sensor) which was last specified. If, indeed, the Display RAM was last specified, the Write Display RAM will, nevertheless, change the next Read location.

Display Write Inhibit/Blanking

The IW Bits can be used to mask nibble A and nibble B in applications requiring separate 4-bit display ports. By setting the IW flag (IW = 1) for one of the ports. the port becomes marked so that entries to the Display RAM from the CPU do not arrect that port. Thus, if each nibble is input to a BCD decoder, the CPU may write a digit to the Display RAM without affecting the other digit being displayed, it is important to note that bit Bo corresponds. to bit Do on the CPU bus, and that bit A3 corresponds to bit D₇

If the user wishes to blank the display, the BL flags are available for each nibble. The last Clear command issued determines the code to be used as a "blank." This code delaults to all zeros after a reset. Note that both BL flags must be set to blank a display formatted with a single 8-bit port.

Clear Code:

The C_D bits are available in this command to clear all rows of the Display RAM to a selectable blanking code as follows:

C_D C_D C_D ÌΧ All Zeros (X = Don't Care) Ω AB = Hax 20 (0010 0000) \mathbf{o} All Ones $1 \quad 1$

Enable clear display when = 1 (or by C_A = 1) During the time the Display RAM is being cleared (~160 ps), It may not be written to. The most significant bit of the FIFO status word is set during this time. When the Display RAM becomes available again, it automatically .
rasets.

If the C_F bit is asserted $(C_F = 1)$, the FIFO status is cleared and the interrupt output line is reset. Also, the Sensor RAM pointer is set to row 0.

CA, the Clear All bit, has the combined effect of C_D and C_{Fi} it uses the C_D clearing code on the Display RAM and also clears FIFO status. Furthermore, it resynchronizes the internal timing chain.

For the sensor matrix modes this command lowers the IRO line and enables further writing into RAM. (The IRO line would have been raised upon the detection of a change in a sensor value. This would have also inhibited further writing into the RAM until reset).

For the N-key rollover mode - if the E bit is programmed to "1" the chip will operate in the special Error mode. (For further details, see Interface Considerations Section.)

Status Word

The status word contains the FIFO status, error, and display unavailable signals. This word is read by the CPU when Ao is high and CS and RD are low. See interface Considerations for more detail on status word.

Data Read

Data is read when Ao, CS and RD are ell low. The source of the data is specified by the Read FIFO or Read Display commands. The trailing edge of RD will cause the address of the RAM being read to be incremented if the Auto-Increment Hag is set. FIFO reads always increment (if no error occurs) independent of Al.

Data Write

Data that is written with Ao, CS and WR low is always written to the Oisplay RAM. The address is specified by the latest Read Display or Write Disolay command. Auto-Incrementing on the rising edge of WR occurs if AI set by the latest display command.

 $6 - 406$

می بردند

المستخدمات المستخدمات المستخدمات المستخدمات المستخدمات.
وقد المستخدمات المستخدمات المستخدمات المستخدمات المستخدمات.

a amatersa

Right Entry

Fight entry is the method used by most electronic calculators. The first entry is placed in the right most pisplay character. The next entry is also placed in the right most character after the display is shifted left one character. The left most character is shifted off the end and is lost.

Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have Lhexpected results. Entry starting at Display RAM address C with sequential entry is recommended.

Auto Increment

 $\mathbf{y}_1, \ldots, \mathbf{y}_k$

in the Left Entry mode. Auto Incrementing causes the address where the CPU will next write to be incremented. by one and the character appears in the next location with non-Auto Incrementing the entry is both to the same \mathbb{F}_q **SAM address and display position. Entry to an arbitrary** address in the Auto Increment mode has no undesirable side effects and the result is predictable:

Starting at an arbitrary focation operates as shown below:

175

 $6 - 408$

intel

Entry appears to be from the initial entry point.

8/18 Character Display Formats

If the display mode is set to an 8 character display, the on duty-cycle is double what it would be for a 16 character display (e.g., 5.1 ms acan time for 8 characters vs. 10.3 ms for 16 characters with 100 kHz internal frequency).

G. FIFO Status

FIFO status is used in the Keyboard and Strobed Input modes to indicate the number of characters in the FIFO and to indicate whether an error has occurred. There are two types of errors possible: overrun and underrun. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO.

The FIFO status word also has a bit to indicate that the Display RAM was unavailable because a Clear Display or Clear All command had not completed its clearing operation.

In a Sensor Matrix mode, a bit is set in the FIFO status word to indicate that at least one sensor closure indication is contained in the Sensor RAM.

In Special Error Mode the S/E bit is showing the error flag and serves as an indication to whether a simultaneous multiple closure error has occurred.

Figure 4. System Block Diagram

 $6 - 09$

APH-007428

intel

8279/8279-5

ABSOLUTE MAXIMUM RATINGS*

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute meximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $[T_A = 0^\circ C \text{ to } 70^\circ C, V_{SS} = 0^\circ N$ (NOTE 3)]*

CAPACITANCE

A.C. CHARACTERISTICS $[T_A = \sigma C \text{ to } 70^{\circ}C, V_{SS} = 0V$, (Note 3)] **Bus Parameters**

READ CYCLE

APH-007421

بالتستاري التبارين

8279/8279-5

 $\ddot{}$

A.C. CHARACTERISTICS (Continued)

and a state

OTHER TIMINGS

 γ_{\perp}

 \mathcal{L}

NOTES:

-
-

NOTES:

1. 8279, $I_{OL} = 1.6$ mA: 8279-5, $I_{OL} = 2.2$ mA.

2. $I_{OL} = -100 \mu$ A

3. 8279, $V_{CC} = +5V \pm 5\%$; 8279-5, $V_{CC} = +5V \pm 10\%$.

4. 8279, $C_L = 100pF$; 8279-5, $C_L = 150pF$.

5. The Prescater should be programmed to provid

A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING LOAD CIRCUIT

 $6 - 411$

AFN-007478

 \mathbb{R}^n

 $\frac{1}{2}$

 $\mathbb{E}_{\mathbf{r}}$, $\mathbb{E}_{\mathbf{r}}$

 $6 - 13$

AFM-007428

 \overline{O}

intel

8279/8279-5

 $\sim 10^{-2}$ M

 $\mathbf{r} = \mathbf{r} \cdot \mathbf{r}$

WAVEFORMS

والمصار

 $6 - 412$

AFN-007-L

 $6 - 378$

Manufacture

8256AH **MULTIFUNCTION UNIVERSAL** ASYNCHRONOUS RECEIVER-TRANSMITTER (MUART)

- **B** Programmable Serial Asynchronous Communications interface for 5-, 8-, 7-, or 8-Bit Characters, 1, 11/2, or 2 Stop **Bits, and Parity Generation**
- **B** On-Board Baud Rate Generator Programmable for 13 Common Baud Rates up to 19.2K Bits/second, or an External Baud Clock Maximum of 1M **Bit/second**
- Five 8-Bit Programmable Timer/ Counters: Four Can Be Cascaded to Two 18-Bil Timer/Counters
- ³ Two 8-Bit Programmable Parallel I/O Ports; Port 1 Can Be Programmed for Port 2 Handshake Controls and Event **Counter Inputs**
- **Eight-Level Priority Interrupt Controller** Programmable for 8085 or IAPX 86. IAPX 88 Systems and for Fully Nested Interrupt Capability
- Programmable System Clock to 1 x. $2 \times 3 \times 5$ or 5×1.024 MHz

da, and

The Intel® 8256AH Multifunction Universal Asynchronous Receiver-Transmitter (MUART) combines five commoniv used functions into a single 40-oin device. It is designed to interface to the 8086/88. IAPX 188/188 and 8051 to perform serial communications, parallel I/O, timing, event counting, and priority interrupt functions. All of these functions are fully programmable through nine internal registers, in addition, the tive limer/counters and two parallel I/O ports can be accessed directly by the microprocessor.

 $\overline{8}$

 \mathbf{t}

intel

 \bar{z}

ADVANCE 1015-38MATION 8256AH

 α

Table 1, Pin Description

 \sim

 ϵ

. . . .

المرابط المساء

 \sim

 $\Delta \sim 10^{-1}$

 int_{e}

ACMAINTE INFORMATION

Table 1, Pin Description (continued)

8256AH

FUNCTIONAL DESCRIPTION

The 8256AH Multi-Function Universal Asynchronous Receiver-Transmitter (MUART) combines five commoniv used functions into a single 40-pin device. The MUART performs asynchronous serial communications, parallel I/O, timing, event counting, and interruot control. For detailed application information, see intel Ap Note #153, Designing with the 8255.

Serial Communications

The serial communications portion of the MUART contains a full-duplex asynchronous receivertransmitter (UART). A programmable baud rate nenerator is included on the MUART to permit a variety of operating speeds without external components. The UART can be programmed by the CPU for a variaty of character sizes, parity generation and detection, error detection, and start/stop bit handling. The receiver checks the start and stop bits in the center of the bit, and a break halts the reception of data. The transmitter can send breaks and can be controlled by an external enable pin.

Parallel I/O

æ

The MUART includes 16 bits of general purpose parallel I/O. Eight bits (Port 1) can be individually changed from input to output or used for special I/O functions. The other eight bits (Port 2) can be used as nibbles (4 bits) or as bytes. These eight bits also include a handshaking capability using two pins on Port 1.

Counter/Timers

There are five B-bit counter/timers on the MUART. The timers can be programmed to use either a 1 kHz or 16 kHz clock generated from the system clock. Four of the 8-bil counter/timers can be cascaded to two 16-bit counter/timers, and one of the 8-bit counter/timers can be reset to its initial value by an external signal.

Interrupts

An eight-level priority interrupt controller can be conliqured for tully nested or normal interrupt priority. Seven of the sight interrupts service functions on the MUART (counter/timers, UART), and one external interrupt is provided which can be used for a particular function or for chaining interrupt controllers or more MUARTs. The MUART will support 80BS and 8086/88 systems with direct interrupt vectoring, or the MUART can be polled to determine the cause of the interrupi If additional interrupt control capability is needed, the MUART's interrupt controller can be cascaded into

another MUART, into an Intel 8259A Programmable Interrupt Controller, or into the interrupt controller of the IAPX 186/188 High-Integration Microprocessor.

INITIALIZATION

In general the MUART's functions are independent of each other and only the registers and bils associated with a particular function need to be inillatized, not the entire chip. The command sequence is arbitrary since every register is directly addressable; however, Command Byte 1 must be loaded first. To out the device into a fully operational condition, it is necessary to write the following commands:

The modification register may be loaded if required for special applications; normally this operation is not necessary. The MUART should be reset before in-Itialization. (Either a hardware or a software reset will $do.1$

INTERFACING

6-382

This section describes the herdware interface between the 8256 MUART and the 80186 microorocessor. Figure 3 displays the block diagram for this interface. The MUART can be interfaced to many other microprocessors using these basic principles.

In all cases the 8258 will be connected directly to the CPU's multiplexed address/deta bus. If latches or data bus buffers are used in a system, the MUART should be on the microprocessor side of the address/data bus. The MUART latches the address internally on the falling edge of ALE. The address consists of Chip Setect (CS) and four address lines. For 8-bit microprocessors, AD0-AD3 are the address lines. For 16-bit microprocessors, AD1-AD4 are the address lines; AD0 is used as a second chip select which is active low. Since chip select is internally latched along with the address. It does not have to remain active during the entire instruction cycle. As long as the chip select setup and hold limes are met it can be derived from multiplexed address/data tines or multiplexed address/status lines. When the 8256 is in the 16-bit mode. A0 serves as a second chip select. As a result the MUART's internal registers will all have even addresses since A0 must be zero to select the device. Normally the MUART will be placed on the lower data. byte. If the MUART is placed on the upper data byte.

 $......$

200710-001

Service Press Avenue

Figure 3. 80185/8256 Interface

the internal registers will be 512 address locations. epert and the chip would occupy an 8 K word address. snace.

DESCRIPTION OF THE REGISTERS

The following section will provide a description of the recisiers and define the bits within the recisters where appropriate. Table 2 lists the registers and their addresses.

Command Register 1

苌

έċ.

 \mathcal{G}

L1 L0 S1 S0 BRKI BITI 8086 FRO **JOB**

$\mathcal{L}(\mathcal{C})$

FRQ - Timer Frequency Select

لمنتدر المساعا

This bit selects between two frequencies for the five timers, it FRQ = 0, the timer input frequency is 16 kHz (62.5as). If FRQ = 1, the timer input frequency is 1 KHz (1 ms). The selected clock trequency is shared by all the counter/luners enabled for timing; thus, all timers must run with the same time base.

8086 - 8086 Mode Enable

This bit selects between 8085 mode and 8088/8088 mode. In 8085 mode (8086 = 0), AO to A3 are used to address the internal recisters, and an RSTn instruction is generated in response to the tirst INTA. In In 8086 mode (8086 = 1). At to A4 are used to addrass the internal registers, and A0 is used as an extra chip select (A0 must equal zero to be ensbled). The response to INTA is for 8086 interrupts where the first INTA is ignored, and an interrupt vector (40H to 47H is placed on the bus in response to the second INTA.

BITI - Interrupt on Bit Change

This bit selects between one of two interrupt sources on Priority Level 1, either Counter/Timer 2 or Port 1 P17 interrupt. When this bit equals 0, Counter/Timer 2 will be mapped into Priority Level 1. If BITI equals 0 and Level 1 interrupt is enabled, a transition from 1 to 0 in Counter/Timer 2 will generate an interrupt request on Level 1. When BITI equals 1. Port 1 P17 external edge triggered interrupt source is mapped into Priority Level 1. In this case if Level 1 is enabled, a low-to-high transition on P17 generates an interrupt request on Level 1.

6-383

230759-001

 $\frac{1}{2}$

ż.

À

SANTA MARITAN DE CAPITAL CAPITAL CAPITAL DE L'ANTI DE L'ANTI DE L'ANTI DE L'ANTI DE L'ANTI DES CAPITAL DE CAPIT

As an output, RxC outputs a low-to-high transition at sampling time of every data bit of a character. Thus, data can be loaded, e.g., into a shift register externally. The transition occurs only if data bits of a character are present. It does not occur for start, parily, and stop bits (RxC = high).

As an output, TxC outputs the internal baud rate clock of the transmitter. There will be a high-to-low transltion at every beginning of a bit.

C0, C1 - System Clock Prescaler (Bits 4, 5)

Bits 4 and 5 define the system clock prescaler divider ratio. The internal operating frequency of 1.024 MHz is derived from the system clock.

∞

 $EP - Even$ Parity (Bit 6)

 $EP = 0$: Odd parity

EP = 1: Even perity

PEN - Parity Enable (Bit 7)

Bit 7 enables parity generation and checking.

PEN = 0: No parity bit PEN = 1: Enable parity bit

The parity bit according to Command Register 2 bit 6 (see above) is inserted between the last data bit of a character and the first or only stop bil. The parity bit is checked during reception. A talse parity bit generates an error indication in the Status Register and an interrupt Request on Level 4,

Command Register 3

<u>s de acesso de la compta</u>

Command Register 3 is different from the first two registers because it has a bit settreset capability, Writing a byte with Bit 7 high sets any bits which were also high, Writing a byte with Bit 7 low resets any bits which were high, if any bit 0-6 is low, no change oc-

6-386

curs to that bit. When Command Register 3 is read, bits 0, 3, and 7 will always be zero.

RST - Reset

If RST is set, the following events occur:

1. All bits in the Status Register except bits 4 and 5 are cleared, and bits 4 and 5 are set.

- 2. The Interrupt Enable, Interrupt Request, and Interrupt Service Registers are cleared. Pending requests and indications for interrupts in service will be cancelled, Interrupt signal INT will go low.
- 3. The receiver and transmitter are reset. The transmitter goes idle (TxD is high), and the receiver enters stert bit search mode.
- 4. If Port 2 is programmed for handshake mode, IBF and OBF are reset high.

RST does not alter ports, data registers or command registers, but it halts any operation in progress. AST is automatically cleared.

RST = 0 has not effect. The reset operation triggered by Command Register 3 is a subset of the hardware reset.

TBRK - Transmit Break

The transmission data output TxD will be set low as soon as the transmission of the previous character has been linished. It stays low until TBAK is cleared. The state of CTS is of no significance for this operation. As long as break is active, data transfer from the Transmitter Buffer to the Transmitter Register will be inhibited. As soon as TBRK is reset. the break condition will be deactivated and the transmitter will be re-enabled.

SBRK - Single Character Break

This causes the transmitter data to be set low for one cheracter including start bil, data bits, parity bit, and stop bits. SBRK is automatically cleared when time for the last data bit has passed. It will start after the character in progress completes, and will delay the next data transfer from the Transmitter Buffer to the Transmitter Register until TxD returns to an idle (marking) state. If both TBRK and SBRK are set, break will be set as long as TBRK is set, but SBRK will be cleared after one character time of break. If SBRK is set again, it remains set for another character. The user can send a definite number of break characters in this manner by clearing TBRK after setting SBRK for the last character time.

END - End of Interrupt

If fully nested interrupt mode is selected, this bit reset the currently served interrupt level in the Interrupt Service Register. This commend must occur at the end of each interrupt service routine during fully nested interrupt mode. END is automaticalty cleared when the Interrupt Service Register (internal) is cleared. END is ignored if nested interrupts are not enabled.

NIE - Nested Interrupt Enable

When NIE equals 1, the interrupt controller will operate in the nested interrupt mode. When NIE equals 0, the interrupt controller will operate in the normal interrupt mode. Refer to the "Interrupt controller" section of AP-153 under "Normal Mode" and "Nested Mode" for a detailed description of these operations.

IAE - Interrupt Acknowledge Enable

This bit enables an automatic response to INTA. The particular response is determined by the 8086 bit in Command Register 1.

RxE - Receive Enable

This bit enables the serial receiver and its associated status bits in the status register. If this bit is reset. the serial receiver will be disabled and the receive status bits will not be updated.

Note that the detection of break characters remeins enabled while the receiver is disabled; i.e., Status Register Bit 3 (BD) will be set while the receiver is disabled whenever a break character has been recognized at the receive data input RxD.

SET - Bir Set/Reset

If this bit is high during a write to Command Register 3. then any bit marked by a high will set. If this bit is low, then any bit marked by a high will be cleared.

Mode Register

If test mode is selected, the output from the internal baud rate generator is placed on bit 4 of Port 1 (pin $35₁$

To achieve this, it is necessary to program bit 4 of Port 1 as an output (Port 1 Control Register Bit P14 = 1), and to program Command Register 2 bits B3 - B0 with a value > 3H.

P2C2, P2C1, P2C0 - Port 2 Control

NOTE:

Il Port 2 is operating in handshake mode, Interrupt Level 7 is not available for Timer 5, Instead it is assigned to Port 2. handshaking.

CT2, CT3 - Counter/Timer Mode

Bit 3 and 4 defines the mode of operation of event counternimers 2 and 3 regardless of its use as a single unit or as a cascaded one.

If CT2 or CT3 are high, then counter/timer 2 or 3 respectively is configured as an event counter on bit 2 or 3 respectively of Port 1 (pins 37 or 36). The event counter decrements the count by one on each lowto-high transition of the external input, If CT2 or CT3 is low, then the respective counternimer is confloured as a timer and the Port 1 pins are used for parellel I/O.

T5C - Timer 5 Control

If T5C is set, then Timer 5 can be preset and started by an external signal. Writing to the Timer 5 register loads the Timer 5 save register and stops the timer. A high-to-low transition on bit 5 of Port 1 (pin 34) loads the timer with the saved value and starts the timer. The next high-to-low transition on pin 34 retriggers the timer by reloading it with the initial value and continues timina.

Following a hardware reset, the save register is reset to OOH and both clock and trigger inputs are disabled. Transferring an instruction with T5C = 1 enables the trigger input; the save register can now be loaded with an initial value. The first trigger pulse causes the initial value to be loaded from the save register and enables the counter to count down to zaro.

When the timer reaches zoro it issues an interrupt request, disables its interrupt level and continues counting. A subsequent high-to-low transition on pin 5 resets Timer 5 to its initial value. For another timer interrupt, the Timer 5 interrupt anable bit must be set again.

T35. T24 - Cascade Timers

These two bits cascade Timers 3 and 5 or 2 and 4. Timers 2 and 3 are the lower bytes, while Timers 4 and 5 are the upper bytes. If TSC is set, then both Timers 3 and 5 can be preset and started by an external pulse.

When a high-to-low transition occurs, Timer 5 is preset to its saved value, But Timer 3 is always preset to all ones. If either CT2 or CT3 is set, then the corresponding timer pair is a 16-bit event counter.

A summary of the counter/timer control bits is given In Table 3.

MOTE

intal

interrupt levels assigned to single counters are partly not occupied il event counters/limers are cascaded. Level 2 will be vacated if event counteratimers 2 and 4 are cascaded. Likewise, Level 7 will be vacated if event counters/timers 3 and 5 are canceded.

8

Single event counters/timers generate an interrupt request on the transition from 01H to 00H, while cascaded ones generate it on the transition from 0001H to 0000H,

ADVANCE INFORMATION 8256AH

Port 1 Control Register

 $PI7$ $PI8$ $PI5$ $PI4$ $PI3$ $PI2$ $PI2$ (4W) (4 M)

Each bit in the Port 1 Control Register configures the direction of the corresponding pin, if the bit is high, the pin is an output, and if it low the pin is an input. Every Port 1 pin has another function which is controlled by other registers. If that apecial function is disabled, the pin functions as a general I/O pin as specified by this register. The special lunctions for each pin are described below.

Port 10, 11 - Handshake Control

If byte handshake control is enabled 'for-Port 2 by the Mode Register, then Port 10 is programmed as STB/ACK handshake control input, and Port 11 is programmed as IBF/OBF handshake control output.

If byte handshake mode is enabled for output on Port 2 OBF indicates that a cheracter has been loaded

Table 3. Event Counters/Timers Mode of Operation

into the Port 2 output buffer. When an external divide reads the data, it acknowledges this opera-
tion by driving ACK low. OBF is set low by writing to
Port 2 and is reset by ACK.

If byte handshake mode is enabled for input on Port 2. STB is an input. IBF is driven low after STB goes low. On the rising edge of STB the data from Port 2 is latched.

IRF is reset high when Port 2 is read.

intا

Port 12, 13 - Counter 2, 3 Input

Il Timer 2 or Timer 3 is programmed as an event counter by the Mode Register, then Port 12 or Port 13 is the counter input for Event Counter 2 or 3. respectively.

Port 14 - Baud Rate Generator Output **Clock**

If test mode is enabled by the Mode Register and Command Register 2 baud rate select is greater than 2, then Port 14 is an output from the internal baud rate generator.

P14 in Port 1 control register must be set to 1 for the baud rate generator clock to be output. The baud rate generator clock in 64 x the serial bit rate except at 19.2Kbps when it is 32 x the bit rate.

Port 15 - Timer 5 Trigger

If TSC is set in the Mode Register enabling a retriggerable timer men Port 15 is the input which starts and reloads Timer 5.

A high-to-low transition on P15 (Pin 34) loads the timer with the save register and starts the timer.

Port 16 - Break-In Detect

If Break-In Detect is enabled by BRKI in Command Register 1, then this mput is used to sense a Break-In. If Port 16 is low while the serial transmitter is sending the fast stop bit, then a Break-In condition is signaled.

Port 17 - Port Interrupt Source

If BITI in Command Register 1 is set, then a low-tohigh transition on Port 17 generates an interrupt re-<u> Lavestjen Prigrity Lavel 19</u>

Libri intradibili bankan

រកកេរ

سكنت والاسترجاد

Interrupts are enabled by writing to the Set Interrupts Register (5W), Interrupts are disabled by writing to the Reset Interrupts Register (6W). Each bit set by the Set interrupts Register (SW) will enable that level interrupt, and each bit set in the Reset Interrupts Register (6W) will disable that level interrupt. The user can determine which interrupts are enabled by reading the Interrupt enable Register (SR).

interrupt Address Register

Reading the interrupt address register transfers an identifier for the currently requested interrupt lavel on the system data bus. This identifier is the number of the interrupt level multiplied by 4. It can be used by the CPU as an offset address for interrupt handling. Reading the interrupt address register has the same effect as a hardware interrupt acknowledge INTA; it clears the interrupt request pin (INT) and indicates an interrupt acknowledgement to the interrupt controller.

Receiver and Transmitter Buffer

Both the receiver and transmitter in the MUART are double buffered. This means that the transmitter and it receiver have a shift require and a buffer register.

MAGASAYA ATAWA ADWA NGE ENLANDAR MAGASAYA DA ARA

intal

ADVANCE PEORMATION 8256AH

Reset has no effect on the contents of receiver buf-

fer register, transmitter buffer register, the in-

termediate latches of parallel ports, and event

NOTE:

The modification register cannot be read. Reading from address OFH, 8086; IEH gates the contents of the status register anto the data bus.

A hardware reset (reset, Pin 12) resets all modification register bits to 0, i.e.:

- . The start bit check is enabled.
- . Status Register 8lt 0 (FE) Indicates framing error.
- . The sampling time of the serial receiver is the bit center.

A software reset (Command Word 3, RST) does not affect the modification register.

Hardware Reset

 \mathfrak{S}

- A reset signal on pin RESET (HIGH level) forces the device 8256 into a well-defined initial state. This state is characterized as follows:
- 1. Command registers 1, 2 and 3, mode register, Port 1 control register, and modification register ere reset. Thus, all bits of the parallel interface are set. to be inputs and event counters/timers are conligured as independent 8-bit timers.
- 2. Status register bits are reset with the exception of bits 4 and 5. Bits 4 and 5 are set indicating that both transmitter register and transmitter buffer register are empty.
- 3. The interrupt mask, interrupt request, and interrupt service register bits are reset and disable all requests. As a consequence, interrupt signal INT IS INACTIVE (LOW).
- 4. The transmit data output is set to the marking state (HIGH) and the receiver section is disabled until it is enabled by Command Register 3 Bit 6.
- 5. The start bit will be checked at sampling time. The receiver will raturn to start bit search mode if input RxD is not LOW at this time.
- 6. Status Register Bit 0 implies framing error.

counters/timers, respectively. RS4RS3 RS2 RS1 RS0 Point of time between \bullet \bullet \bullet \mathbf{Q} \bullet \mathbf{o}

 $\pmb{\mathfrak{v}}$

 $\overline{31}$

 $| \frac{1}{5}$ $\frac{1}{1}$

 $\begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix}$

<u>intal</u>

ADVAPICE THEORRATION 8256AH

ABSOLUTE MAXIMUM RATINGS*

"NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the devica. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $(T_A = 0^{\circ}C$ to 70°C, $V_{CC} = +5.0V \pm 10\%$

CAPACITANCE $(T_{A} = 25^{\circ}C, V_{rec} = GND = 0V)$

Reading the receive buffer clears the RBF status bit. The transmit buffer should be written to only if the TBE bit in the status register is set. Bytes written to the transmit buffer are held there until the transmit shift register is empty, assuming CTS is low. If the transmit buffer and shift recister are empty, writing to the transmit buffer immediately transfers the byte to the transmit shift register. If a serial character length is less than 8 bits, the unused most significant bits are set to zero when reading the receive buffer. and are ignored when writing to the transmit buffer.

Port 2

Writing to Port 1 sets the data in the Port 1 output latch. Writing to an input pin does not affect the pin. but the data is stored and will be output If the direction of the pin is changed later. If the pin is used as a control signal, the pin will not be affected, but the data is stored. Reading Port 1 transfers the data in Fort 1 onto the data bus.

$\frac{\infty}{\infty}$

Writing to Port 2 sets the data in the Port 2 output latch. Writing to an input pin does not affect the pin, but it does store the data in the latch. Reading Port 2 puts the input pins onto the bus or the contents of the output fatch for output pins.

Timer 1-5

Reading Timer N puts the contents of the timer onto the data bus. If the counter changes while RD is low. the value on the data bus will not change. If two timers are cascaded, reading the high-order byte will cause the low-order byte to be latched. Reading the loworder byte will unlatch them both, Writing to either timer or decascading them also clears the latch condition. Writing to a timer sets the starting value of that timer. If two timers are casceded, writing to the highorder byte presets the low-order byte to all ones. Loading only the high-order byte with a value of X leads to a count of X 1256 + 255. Timers count down continuously. If the interrupt is enabled, it occurs when the counter changes from 1 to 0.

The timer/counter interrupts are automatically disabled when the interrupt request is generated.

Status Register

$$
\frac{\mathsf{INT} \left[\mathsf{RBF} \right] \mathsf{TBE} \left[\mathsf{TRE} \right] \mathsf{8O} \left[\mathsf{PE} \right] \mathsf{OE} \left[\mathsf{FE} \right]}{\langle \mathsf{OF}_{\mathsf{H}} \mathsf{A} \rangle}
$$

Reading the status register gates its contents onto the data bus. It holds the operational status of the serial interface as well as the status of the interrupt pin INT. The status register can be read at any time. The flags are stable and well defined at all instants.

FE - Framing Error, Transmission Mode

Bit 0 can be used in two modes. Normally, FE indicates framing error which can be changed to transmission mode indication by setting the TME bit in the modification register.

Il transmission mode la disabled (in Modification Register), then FE indicates a framing error. A framing error is detected during the first stop bit. The error is reset by reading the Status Register or by a chip reset. A framing error does not inhibit the loading of the Receiver Buffer. If RxD remains low, the receiver will assemble the next character. The false stop bit is treated as the next start bit, and no high-to-low transition on RxD is required to synchronize the receiver.

When the TME bit in the Modification Register is set. FE is used to indicate that the transmitter was active during the reception of a character, thus indicating that the character received was transmitted by its own transmitter. FE is reset when the transmitter is not active during the reception of character. Reading the status register will not reset the FE bit in the transmission mode

OE - Overrun Error

6-390

If the user does not read the character in the Receiver Buffer before the next character is received and transferred to this register, then the OE bit is set. The OE flag is set during the reception of the first stop bit and is cleared when the Status Register is read or when a hardware or software reset occurs. The first character received in this case will be lost.

230730-001

WWW. I THE II IL AND THE REPORT OF THE REPORT OF THE AND THE ADVENCE TIME DRIVEN ON A

PE - Parity Error

This bit indicates that a parity error has occurred during the reception of a character. A parity error is present if value of the parity bit in the received character is different from the one expected according to command word 2 bits 6 EP. The parity bit is expected and checked only if it is enabled by command word 2 bil 7 PEN.

A parity error is set during the first stop bit and is reset by reading the Status Register or by a chip resel.

BD - Break/Break-In

The BD bit flags whether a break character has been received, or a Break-In condition exists on the transmission line, Command Register 1 8it 3 (BRKI) enables the Break-In Detect function.

Whenever a break character has been received, Status Requister Bli 3 will be set and in addition an interrupt request on Level 4 is generated. The receiver will be idled. It will be started again with the next highto-low transition at pin RxD.

The break character received will not be loaded into the receiver buffer register.

If Break-In Detection is enabled and a Break-In condition occurs. Status Reoister Bill 3 will be set and in addition an interrupt request on Level 5 is generated.

The BD status bit will be reset on reeding the status register or on a hardware or software reset. For more information on Break/Break-In, refer to the "Serial Asynchronous Communication" section of AP-153 under "Receive Break Detect" and "Break-In Daters."

TRE - Transmit Register Empty

When TRE is set the transmit requirer is empty and an interrupt request is generated on Level 5 if enabled. When TRE equals 0 the transmit register is in the process of sending data. TRE is set by a chip reset and when the last stop bit has left the transmitter. It is reset when a character is loaded into the Transmitter Register, II CTS is low, the Transmitter Register will be loaded during the transmission of the start bit. If CTS is high at the end of a character, TRE will remain high and no character will be loaded into the Transmitter Register until CTS goes low. If the transmitter was inactive before a character is loaded into the Transmitter Buffer, the Transmitter Register will be empty temporarily while the buller is full. However, the data in the buffer will be transferred to the transmitter register immediately and TRE will be cleared while TBE is set.

TBE - Transmitter Buffer Empty

TBE Indicates the Transmitter Buffer is empty and is ready to accept a charactor. TBE is set by a chip reset or the transfer of data to the Transmitter Register, and is cleared when a character is written to the transmitter buffer. When TBE is set, an interrupt request is generated on Level 5 if enabled.

RBF - Receiver Buffer Full

RBF is set when the Receiver Buffer has been loaded with a new character during the sampling of the first stop bit. RBF is cleared by reading the receiver buffer or by a chip reset.

INT - Interrupt Pending

The INT bit reflects the state of the INT Pin (Pin 15) and indicates an interrupt is pending. It is reset by INTA or by reading the Interrupt Address Register (I) only one interrupt is pending and by a chip reset.

FE, OE, PE, RBF, and Break Datect all generate a Level 4 interrupt when the receiver samples the lirst stop bit. TRE, TBE, and Break-In Detect generate a Level 5 interrupt. TRE generates an interrupt when TBE is set and the Transmitter Register finished transmitting. The Break-In Detect interrupt is issued at the same time as TBE or TRE.

Modification Register

0 RS4 RS3 RS2 RS1 RS0 | TME DSC $(OF_{11}W)$

DSC - Disable Start Bit Check

DSC disables the receiver's start bit check. In this state the receiver will not be reset if RxD is not low at the center of the start bit.

TME - Transmission Mode Enable

TME enables transmission mode and disables framing error detection. For information on transmission. mode see the description of the framing error bit in the Status Register.

RS0, RS1, RS2, RS3, RS4 - Receiver Sample Time

The number in RSn allers when the receiver samples RxD. The receiver sample time can be modified only if the receiver is not clocked by RxC.

6-391

. . . .

230719-001

ADOTATION AND MAN AND STEERING TO VANCE SHIP OR MATION IT TO THE THE THE THE THE TABLE TO THE THE COLLECTION TO

As an output, RxC outputs a low-to-high transition at sampling time of every date bit of a character. Thus data can be loaded, e.g., into a shift register externelly. The transition occurs only if data bits of a character are gressent. It does not occur for start, parkty, and stop bits (RxC = high).

As an output. TxC outputs the internal baud rate clock of the transmitter. There will be a high-to-tow transition at every beginning of a bit.

CO, C1 - System Clock Prescaler (Bits 4, 5)

Bits 4 and 5 deline the system clock prescaler divider ratio, The Internal operating frequency of 1,024 MHz is derived from the system clock.

EP - Even Parity (Bit 6)

EP = 0: Odd parky $EP = 1$: Even paris

 $\overline{3}$

PEN - Parity Enable (Bit 7)

Bit 7 enables parity generation and checking.

PEN = 0: No parity bit PEN = 1: Enable party bit

The parity bit according to Command Register 2 bit 6 (see above) is inserted between the last data bit of a character and the first or only stop bit. The parity bit is checked during reception. A false parity bit generates an error indication in the Status Register and an Interrupt Request on Level 4.

Command Register 3

SET RAE HE NW END SBAK TBRK RST $(2R)$ $(2W)$

Command Register 3 is different from the first two registers because it has a bit set/reset capability. Writing a byte with Bit 7 high sets any bits which were also high. Writing a byte with Bit 7 low resets any bits which were high. It any bit 0-6 is low, no change oc-

6-386

curs to that bit. When Command Register 3 is read. bits 0, 3, and 7 will always be zero.

RST - Reset

If RST is set, the following events occur:

1. All bits in the Status Register except bits 4 and 5 are cleared, and bits 4 and 5 are set.

2. The Interrupt Enable, Interrupt Request, and Interrupt Service Registers are cleared. Pending requests and indications for interrupts in service will be cancelled, interrupt signal INT will go low.

3. The receiver and transmitter are reset. The transmitter goes idle (TxD is high), and the receiver enters start bit search mode.

4. If Port 2 is programmed for handshake mode, IBF and OBF are reset high.

RST does not alter ports, data registers or command registers, but it halts any operation in progress. RST is automatically cleared.

RST = 0 has not effect. The reset operation friggered by Command Register 3 is a subset of the hardware reset.

TBRK - Transmit Break

The transmission data output TxD will be set low as soon as the transmission of the previous character has been linished. It stays low until TBRK is cleared. The state of CTS is of no significance for this operation. As long as break is active, data transfer from the Transmitter Buffer to the Transmitter Register will be inhibited. As soon as TBRK is reset. the break condition will be deactivated and the transmitter will be re-enabled.

SBRK - Single Character Break

This causes the transmitter data to be set fow for one character including start bit, data bits, parily bit, and stop bits. SBRK is automatically cleared when time for the last date bit has passed, it will start after the character in progress completes, and will delay the next data transfer from the Transmitter Buffer to the Transmitter Register until TxD returns to an idle (marking) state. If both TBRK and SBRK are set. break will be set as long as TSRK is set, but SBRK will be cleared after one character time of break. If SBRK is set again, it remains set for another character. The user can send a definite number of break characters in this manner by clearing TBRK atier setting SBRK for the last character time.

230711-001

END - End of Interrupt

If fully nested interrupt mode is selected, this bit reset the currently served interrupt level in the Interrupt Service Register. This command must occur at the end of each interrupt service routine during fully nested interrupt mode. END is automatically cleared when the Interrupt Service Register (Internal) is cleared. FND is knowed if nested interrupts are not enabled.

NIE - Nested Interrupt Enable

When NIE equals 1, the interrupt controller will operate in the nested interrupt mode. When NIE cousis 0, the interrupt controller will operate in the normal interrupt mode. Refer to the "interrupt controller" section of AP-153 under "Normal Mode" and "Nested Mode" for a detailed description of these operations.

IAE - Interrupt Acknowledge Enable

This bit enables an automatic response to INTA. The narticular response is determined by the 8086 bit in Command Register 1

RxE - Receive Enable

This hit enables the serial receiver and its associated status bits in the status register. If this bit is reset. the serial receiver will be disabled and the receive status bits will not be undated.

Note that the detection of break characters remains enabled while the receiver is disabled; i.e., Status Register Bit 3 (BO) will be set while the receiver is disabled whenever a break character has been reconsized at the receive data input RxD.

SET - BIrSet/Reset

If this bit is high during a write to Command Register 3. then any bit marked by a high will set. If this bit is low, then any bit marked by a high will be classed.

Mode Reaister

T35 T24 T5C CT3 CT2 P2C2 P2C1 P2C0 (3W) (3B)

If test mode is selected, the output from the internal baud rate generator is placed on bit 4 of Port 1 (pin. 351.

To achieve this, it is necessary to program bit 4 of Port 1 as an output (Port 1 Control Register Bit P14 = 1), and to program Command Register 2 bits B3 - 80 with a value > 3H.

P2C2, P2C1, P2C0 - Port 2 Control

NOTE:

It Port 2 is operating in handshake mode, interrupt Level 7 is not available for Timer 5. Instead it is assigned to Port 2. handshaking.

CT2. CT3 - Counter/Timer Mode

Bit 3 and 4 defines the mode of operation of event counter/timers 2 and 3 regardless of its use as a single unit or as a cascaded one.

If CT2 or CT3 are high. then counter/timer 2 or 3 respectively is continued as an event counter on bit 2 or 3 respectively of Port 1 (pins 37 or 36). The event counter decrements the count by one on each lowto-high transition of the external input. If CT2 or CT3 is low, then the respective counternimer is configured as a timer and the Port 1 oins are used for parallel I/O.

T5C - Timer 5 Control

If T.IC is set, then Timer 5 can be preset and started by an external signal. Writing to the Timer 5 requster loads the Timer 5 save register and stops the timer A high-to-low transition on bit 5 of Pon 1 (pin 34) loads the timer with the saved value and starts the timer. The next high-to-low transition on pin 34 retriggers the timer by reloading it with the mitial value and continues timing.

Following a hardware reset, the save register is reset to DOH and both clock and trigger inputs are disabled. Transferring an instruction with TSC = 1 enables the trigger input; the save register can now. be loaded with an initial value. The first trigger pulse causes the initial value to be loaded from the save register and enables the counter to count down to zero.

When the timer reaches zero it issues an interrupt request, disables its interrupt level and continues counting. A subsequant high-to-low transition on pin 5 resets Timer 5 to its initial value. For another timer interrupt, the Timer 5 interrupt enable bit must be set. again.

in 1992 de la

 $6 - 387$

237759-001

RESPONDED AREASS AND A STATE OF THE CONTRACTION OF THE STATE OF THE SECTION OF THE SEC

11

A.C. CHARACTERISTICS **BUS PARAMETERS**

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{cc} = +5.0V \pm 10\%$, GND = 0V)

6-394

230759-001

Nor tract :
2. Measured from logic "one" or "zero"
2. Measured from logic "one" or "zero"
2. The U.SV at C_L = 150 pF.

 $6 - 395$

5. The center of the Stop Bit will be the receiver
sample time, as programmed by the modification register.
6. 1/16th be length for 32X, 64X; 100 ns for 1X.

7. To ensure t_{he} sooc is mot.

4. Note that RxC may be used as an input only

in 1X mode, otherwise it will be an output.

3. P12, P13 are external clock inputs.

 $\overline{5}$

Ъm.

230759-001

and the

 \sim

Service

 $\overline{}$

RACIN SHAPIRAMENT INSIDER

STATE

NOTES-

1. Character format for this example: 6 data bits with parity bit and one stop bit.

2. Set or reset bit 6 of command register 3 (anable receiver).

3. Receiver buffer focated.

4. Read receiver buller register.

ERROR CONDITIONS DURING RECEPTION OF CHARACTERS ON THE SERIAL INTERFACE.

HOTES:

1. Character format for this exemple: 6 data bits without parity and one stop bit

2. Receiver buller register loaded.

3. Overrun error.

- 4. Framing error,
- 5. Interrupt from receiver buffer register loading.
- 6. Interrupt from overrun error.
-
- 7. Internuot from framing error and loading receiver butter re-
Internuot from framing error and loading receiver butter re-**Ig receiver buffer register.**
In this Hocour was a state of **ARAMANS AVA COLLEGER**

APPENDIX-D

HADWARE DEVELOPMENT **TECHNOLOGY** \overline{a}

. ,

D.I .Introduction to Procedure/Methodology

Brief Description **on the Procedure / Methodology:**

1. Minimum system with the following components were built in a grid-board by wire-wrap. Page-195, 196

> 8086 (CPU) 8284 (Clock Chip) $2x27256$ (Two EPROMs) $3x74LS373$ (Three Latch) 8279 (To Control Display & Keyboard) I-CC 7-Seg Display 2716 (EPROM as Decoder) 74LSl54 (To Drive Display)

- 2. Just minimum amount of Boot Codes will be written into 2x27256 EPROMs so that the character A appears in the 7-segment display.
- 3. A key will be connected to the system via the 8279 chip and an additional 74LSI38 chip. $(74LS138$ is a 3-to-8 line decoder).
- 4. Codes will be added to the 27256 EPROMs, so that now the character A appears on the 7-segment display when the key is pressed.
- 5. Now, the core hardware is ready to accept more functional ICs and software.
- 6. Display will be expanded to 16-digit (still by wire-wrapping).
- 7. Keyboard will be expanded to 18-keys. 2x62256 RAMs will be added.
- 8. The Monitor program's Flow Chart (minimum) will be developed.
- 9. The flow chart will now be slowly and carefully coded.
- 10. The binary codes will be entered into the 27256 EPROMs, tested and debugged.
- II. The flow chart will slowly be expanded as much as possible and will be coded and written to EPROM.
- 12. Using SmartWork software, the PCB artwork of for the schematic will be developed.
- 13. The results, the difficulties and the ways difficulties were solved, will be documented.
- 14. Finally, the product will be physically made. The documents will be organized as per rules of Thesis preparation.

I

Components Organization:

Because the 8086 system is a educational trainer, its components are visible. Therefore, the arrangement of the various Ics have to be well placed relative each other so that the board looks pretty without **sacrificing the optimum routes** of their **interconnections using copper tracks.**

All the components including keys, connectors and etc. are gathered. A holed grid board is arranged. The components are placed on the grid board. Various positions are tried until a good looking and well organized lay out is found. The obtained lay out is shown to no-electronic people to asses the organizational beauty of the board. Refer at page-187 for the component lay out that we have chosen for the 8086 trainer. It is a good practice to keep a model of this one if possible. For our case. we don't have except the engineering prototype.

0.2 Wire Wrapping Accessories:

Wire Wrap Socket:

Allows developing and testing circuits based on pure thought. If the circuit does not work due to faulty design or faulty connections, then it is very easy and quick to modify the wiring just by unwrapping the **cOllnection.**

Manual Wrap Tool:

Type P 160-2B tool will make wrapped wire connections manually with No. 26 through 30 gauge wire.

Manually Unwrap Tool:

Type P160-1B slips over terminal and is turned to unwrap 26 to 30 gauge wires wrapped either right or left on 0.025" or 0.028" square posts.

Powered Wrap Tool

Type P148-7-30 tool comes complete with external power supply. The tool makes standard wrap joints Ior solderless wrapped terminations. With an 03 bit this power tool wraps No. 26 through 30 gauge \\'Ires.

Wire Wrap Wire:

P160-6A package is a tension regulator wire spool bracket. Usually comes with 200 feet of spool of No. 30 gauge silver plated wire with Tefzel insulation.

Fig - D.2 : Wire Wrap Tools and Accessories

Local Vendor: Sabium Electronics 34. Stadium Swimming Pol Dhaka Stadium, Dhaka - 1000 **BNAGLADESH**

Foreign Vendor: Network Electronics 4801 N. RAVENSWOOD AVE. CHICAGO, IL. 60640 - 4496 U.S.A

D.3 PCB Assembly Manufacturing

The industry standard procedures for making a quality graded PCB (Printed Circuit Board) assembly are \ddot{z}

- 01. Use of a flexible software for developing the PCB artwork. Flexible means that the software
- 02. will allow easy changing of the width of the PCB track and the inter/external diameters of the pad as per the diameter of the component leads. For example, the BM (Board Maker) software.
- 02. Use of plotter to obtain industry standard good quality 2X (Two Times) print of the PCB artwork.
- 03. Good camera works facility on the premises to obtain real size negative-positive films of the PCB artwork.
- 04. Solder Mask including PTH (printed through hole) facilities.
- 05. Industry standard Screen Print facility or Photo Resist facility to transfer the PCB artwork impression on the copper clad board.
- 06. Industry standard temperature controlled itching plant.
- 07. Industry standard CNC (Computer based Numeric Controlled) drilling facilities.
- 08. Finally, wave soldering facilities for high quality soldering.

While building the 8086 trainer, we had none of the facilities stated above prevailing in the market. But, yet the product has been realized and available for learning purposes. This section will discuss how the job gets done inspite of lacking of the required services.

PCB Artwork Making:

PTH Solution:

In Bangladesh, there is no commercial use of double layer PCBs. Therefore, the relevant infra structure did not get developed. The design of the 8086 trainer could not be realized using single layer PCB. We were well aware about the non-existence of PTH facility. The PTH has been done manually in the following ways:

Refer to PCB artworks at page- 187, 188, 189.

 $\ddot{}$

Pin - 10 of U2 (page-I97) will have copper tracks at both layers. So, the pin-IO should have a PTH (Printed Through Hole). Since, we could not place a PTH there, still we managed to get copper tracks from pin-10 at both sides of the PCB in the follwing way:-

A hole is drilled near pin-10. Copper track has been made at solder side from pin-10 upto the new hole. At the component side, copper track has also been made from the new hole upto the target. A wire is inserted in the hole and it is soldered at both sides with the pads.

PCB Manufacturer:

Design Group Limited, 65-66, Khilgaon Taltola uper market, 1st Floor. Dhaka, Phone: 416178, 415772

D. 4 Soldering techniques

Manual Soldering:

The IC socket pins and others are soldered manually. Manual solder causes no problem if done following the prescribed procedures. Otherwise, there would remain many cold solders leading to intermittent problem throughout the life of the product. There are about 2700 points in the 8086 trainer PCB which are to be soldered by hand. Fortunately, the author possesses 13 years of soldering experience along with professional training on soldering, to finish the soldering job of the trainer. Given below, the standard procedures of Hand Soldering which needs to be exercised on regular basis till the soldering proficiency is achieved by an worker.

Type of Soldering:

Temperature of the Soldering Iron Bit:

COMPONERI

Surface Sodering means Romm Temperature soldering: Should be around 600°F

Procedures:

- 01. Place the soldering iron tip at 45° against both the lead and the circuit board foil as shown in the picture to the right. Let both be heated for two to three seconds.
- 02. Now apply solder to the other side of the connection as shown in the picture to the right. Allow the hetaed lead and the circuit board foil to melt the solder.
- 03. When the solder begins to melt, let it to flow around the connection. And then remove the solder and the iron. Allow the the connectin to cool down. Figure to the. right.
- 04. Trim the lead lengths close to the connection. Clip the leads to prevent them from flying toward eyes.

LEAC rOil, CIRCUIT BOARD SOLDERING **IRON** $50100R²$ FOIL SOLDERING **TRON** SOLDERf o it

SOLDERING IRO~

201

 \mathbf{z}

APPENDIX - E

MONITOR PROGRAM DEVELOPMENT TECHNOLOGY

Introduction

The monitor program is the mind of the trainer. It regulates all possible behavior of the trainer. The size of the monitor program is about 12Kbytes including the kernel, the subroutmes; the stand-alone routmes and the data tables. The code/data bytes are fused in two EPROMs arranged in ODD and EVEN banks.

This section will make an attempt to document the methods adopted to write and fuse the program codes/data into the EPROMs.

Let us begin with an example to demonstrate how has the job been accomplished. The example is the Subroutine-4 (SUR#4). This subroutine allows to print a hex digit at any position of the 7-segment display unit..

01. Preparation of the Source Codes using **EDIT** program of the DOS Package.

Note that at line-12, the instruction is 'mov bx, 0004h'. Actually, the standard way of writing is 'mov bx, 0400h' while using MASM and LINK. The MASM produces codes 'BB 04 00 for the instruction mov 0400h' and the LINK transposes these codes into 'BB 00 04' to satisfy the condition that for Intel processor the lower byte comes first. But, since we did not use LINK program, we had to write the instruction in such way so that when the program is processed by MASM, we get the right codes - lower byte comes first and ready to enter in the trainer manually.

02. Now assemble the above source codes using MASM and prepare the following SUR4.Ist file.

The SUR4.ASM file has to be repeatedly assembled until all the errors have gone except the errors for the undefined symbols. In the case of this example program, the only undefined symbol is SUR#3.We know the calling address of the SUR#3 (Subroutine - 3) which we could not enter into the source codes due to certain limitations of the Macro-Assembler package.

•

03. Now, choose suitable EPROM space (20-bit system address) from which the codes will be stored.

Let us choose memory location FF400h. Now, rewrite the program codes of step-02 as follows with respect to base address FF400.

04. Splitting the Codes into EVEN and ODD Locations

The instruction codes of section-03 will be fused into two EPROMs. The EVEN address numbered bytes will be fused into EVEN banked EPROM and the ODD address numbered bytes will be fused into ODD banked EPROM. Therefore, r-arrange them manually as follows:-

05. Fusing EVEN addressed Bytes into EVEN banked EPROM

The EPROM type is 27256 of capacity 32kbytes. Its unit address is OOOOh-7FFFh. Now, we need to determine which unit address of this ROM does correspond to the system address FF400h.

Procedures:

AI9 AI8 AI7 AI6 AI; AI4 AI3 All All AIO A09 A08 A07 A06 AO; A04 A03 A02 AOI AOO 1 1 1 1 1 1 1 0 $0 \qquad 0$ $\mathbf 0$ $\mathbf{0}$ $\mathbf{0}$ $0 \qquad 0$ \blacksquare $\mathbf{0}$ $\mathbf{0}$

b. Now, we discard the lowest significant bit. Write down below what we have got:-

I 1 1 1 1 1 1 1 0 1 0 0 0 0 0 $\mathbf{0}$ $\mathbf{0}$ $\mathbf{0}$ $\mathbf 0$ $\overline{0}$

c. Now, get the hex format of the bit pattern of step-02. We get:-

7AOO

d. So, the data value 8A will be fused at location 7AOOh,8B at location 7AOI and so on.

e. Now, re-arrange EVEN address data bytes of section - 04 as follows:- EVEN address Bytes

06. Actual Fusing of the Data into EPROM

We use the IBM-PC based DOS dependent EPROM Programmer of the following particulars:-

Procedures:

- 01. Execute the EPROM1.exe program.
- 02. Select the EPROM as 27256 for Vpp = 12.5V
- 03. Select the programming pulse algorithm as 'Quick'
- 04. Insert a blank EPROM in the ZIF socket.
- 05. Make a Read Operation
- 06. Choose the Edit option
- 07. The screen should show all FFs or at least that part where we want to fuse our codes
- 08. Now, enter the codes of step-04 into the specified memory locations.
- 09. Now program the (fusing) the codes into the EPROM.

07. The procedures applied for EVEN address bytes fusing equally applicable for **ODn** address bytes fusing.

APPENDIX-F

COLOR PLATES

F.I Component Side of the Prototype 8086 Trainer

Fig-F.t: Component Side of the Prototype 8086 Trainer

 $F₂$ Wire-wrap Side of the 8086 Trainer

Fig-F.2: Wire-wrap Side of the 8086 Trainer

Component Side of the PCB of the 8086 Trainer $F.3$

 $F.3$ Component Side of the PCB of the 8086 Trainer

 $F.4$ Solder Side of the PCB of the 8086 Trainer

Pictorial View of the 8086 Trainer $F.5$

$F.5$ Pictorial View of the 8086 Trainer

REFERENCES

ý.

- Bartee, T.C., Digital Computer Fundamentals, 6th ed., McGraw-Hill Book Company, 1987. $[1]$
- Brumm, P. and Brumm, D., 80386: A Programming and Design Hand Book, 2nd ed., TAB $\lceil 2 \rceil$ Books Inc., 1989.
- Duncan, R., MSDOS Programming, 2nd ed., Microsoft Press, 1988. $[3]$
- Flight electronics Limited: UK, Catalog 1990 ed. $[4]$
- Gibson, G.A. and Liu, Y., Microcomputer Systems: The 8086/8088 Family, 2nd ed., Prentice- $\lceil 5 \rceil$
- Hall

ofIndia Private Limited, 1994.

- Gilmore, C.M., Microprocessors: Principles and Applications, 2nd ed., Glencoe-McGraw-Hill, $[6]$ 1995.
- Ginsberg, G.L., Printed Circuits Design: Featuring Computer Aided Technologies, 1st ed., 1990. $[7]$
- Givone, D.D. and Roesser, R.P., Microprocessors/Microcomputers: An Introduction, 1st ed., $[8]$ McGraw-Hill Book Company, 1985.
- Hall, D.V., Microprocessors and Digital Systems, 2nd ed., McGraw-Hill Book Company, 1987. $[9]$
- Hall, D.Y., Microprocessors and Interfacing: Programming and Hardware, 1st ed., McGraw-Hili $[10]$ Book Company,1987.
- Hayes, J.P., Digital System Design and Microprocessors, 1st ed., McGraw-Hili Book Company, $[11]$ 1987.
- Heath User Group: USA: catalog 1990-1991 ed. $[12]$
- Intel Corporation, Microprocessors Data Book, 1990. $[13]$
- Intel Corporation: USA, SDK-85 System Design Kit Users Manual $[14]$
- Intel Cporporation, Memory Data Book, 1990. $[15]$
- LS 280 Operations manual: Binary systems: UK. $[16]$
- Middendorf, W.H., Design of Devices and Systems, 1st ed., Marcel Dekker, Inc, 1986. $[17]$
- Miller, M.A., The 68000 Microprocessor: Architecture, Programming and Applications, 1st ed., $[18]$ Universal Book Stall, 1989.
- Mostafa, G., Reference Manual: MicroTalk-8085, 3rd ed., Karighar R&D Centre, 1996. $[19]$
- Mostafa, G., reference Manual: MicroTalk-8751, 1st ed., Karighar R&D Centre, 1995. $[20]$
- Peatman, J.B., Microcomputer-Based Design, 1st ed., McGraw-Hill Book company, 1988. $[21]$
- Rafiquzzaman, M., Microprocessors and Microcomputer-Based System Design, 2nd ed., CRC $[22]$. Press, 1995.
- Ramshaw, R.S., Power Electronics: Thyristor controlled power for electric motors, 1st ed., ELBS $[23]$ Book Societ, 1979.
- Scanlon, L.J., 8086/8088/80286 Assembly Language, 1st ed., A Brady Book, 1988. $[24]$
- Tedeschi, F.P. and Kueck, G., 101 Microprocessor Software and Hardware Projects, 1st ed., $[25]$ TAB Bokks Inc., 1982.
- The Computer Application Journal: USA, December 1993 ed. $[26]$
- Wiatrowski, C.A. and House, C.H., Logic Circuits and Microcomputer Systems, 1st ed., $[27]$ McGraw-Hill Book Company, 1984.
- 6802 Microprocessor Trainer manual: Heath Company: USA. $[28]$

