DEVELOPMENT OF A LOW COST 16-BIT MICROPROCESSOR TRAINER

BY GOLAM MOSTAFA



SUPERVISED BY DR. CHOWDHURY MOFIZUR RAHMAN

#92772#

A THESIS

SUBMITTED TO THE DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF MASTER OF SCIENCE IN ENGINEERING (COMPUTER SCIENCE AND ENGINEERING)

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING BANGLADESH UNIVERSITY OF ENGINEERING AND TECHNOLOGY DHAKA, BNAGLADESH OCTOBER, 1998

DEVELOPMENT OF A LOW COST 16-BIT MICROPROCESSOR TRAINER

A thesis submitted by

GOLAM MOSTAFA

Roll No: 901807P, Session 1988-89, Registration No: 72343, to the Department of Computer Science and Engineering in Partial Fulfillment of the Requirements for the Degree of Master of Science in Engineering (Computer Science & Engineering). Examination held on : 4/10/98

Approved as to the style and content by :-

10/98

(DR. CHOWDHURY MOFIZUR RAHMAN) Asst. Professor, CSE Department, BUET

MARIAND 10198

(PROF. Dr. M. KAYKOBAD) Head, CSE Department, BUET

-YEJYR

(MD: ABDUS SATTAR) Asst. Professor, CSE Department, BUET

(PROF. DR. MD. SAIFUR RAHMAN) EEE Department, BUET

Chairman and Supervisor

Member

Member

·

Member (External)

DECLARATION

- 10

This is to declare that the work presented in this thesis is the result of my extensive study and experiments on 'The Development of a Low Cost 16-Bit Microprocessor Trainer' under the supervision of Dr Chowdhury Mofizur Rahman of the Department of Computer Science and Engineering of the Bangladesh University of Engineering and Technology, Dhaka. It is further declared that neither this thesis nor any part thereof has been submitted elsewhere for the award of any degree or diploma.

Signature of the Author

ACKNOWLEDGMENT

The author wishes to make due acknowledgments to the following organizations and persons for their generous support, participation and encouragement for the successful realization of a working 8086-based trainer.

To the Department of Computer Science and Engineering of the Bangladesh University of Engineering and Technology for its support in conducting higher studies in the field of computer science and technology. This favorable atmosphere has led to the materialization of an 8086-based trainer.

To Dr. Syed Mahbubur Rahman, ex-Head of the Department of Computer Science and Engineering of BUET, for his keen interest in this project. In fact, the project was initiated during his time.

To Dr. M. Kaykobad, Professor and Head, Department of Computer Science and Engineering, BUET for his active effort in finding a professor to supervise the project works.

To Dr. Mohammed Ali Chowdhury, Professor, Department of Electrical and Electronic Engineering, BUET, for his continuous encouragement.

To Dr. Chowdhury Mofizur Rahman, Assistant Professor, Department of Computer Science and Engineering, BUET - who is the supervisor of the present work. Special thanks and regards are due to him for his pleasant personality and technical expertise that has supplied most of the fuel necessary for successful completion of the present work.

To Mr. Abdus Satter, Assistant Professor, Department of Computer Science and Engineering, BUET, for his dedication in sparing time to discuss many microprocessor related issues.

To the staff of the department of CSE, DAERS and ADMIN. of BUET who helped me in many ways.

To Engr. Akbar-e-Sarwar, Director of Design Group Limited, Dhaka for his untiring efforts for making the double-layer PCB for the trainer. Without this PCB, the trainer would never be transformed from the engineering prototype to the professional version.

To members of the family, friends and others who shared directly or indirectly the sorrow and happiness that the author was experiencing during the development phase of the trainer.

Golam Mostafa October, 1998

dedicated to..... Late Moni Singh

-. .

v

.

Abstract

This thesis contains the technical details of the design, development and construction of an 8086-based 16-bit microprocessor trainer. The trainer has been built using local technology and at lesser cost compared to the foreign made trainers. The hardware and software design are simple and logical to allow others become acquainted with the design rules. The trainer has been built with the features of a 'Learning and Development System.' The features are (a) edge connectors for developing interfacing circuits, (b) integrated peripheral module containing all the common peripheral controllers (c) the IBM-PC to trainer down loading software and (e) many useful routines and subroutines in the EPROMs.

The trainer has been constructed successfully. All the objectives quoted above have also been achieved.

The trainer has the following hardware features : (a) 8086 CPU, (b) 64Kbytes EPROM, (c) 64 Kbytes RAM, (d) Bus Lines at Edge Connectors for Interfacing Experiments, (e) 5.5''x2.5'' Bread Board for Prototyping Circuits, (f) Well-documented User's Manual, (g) 18-Key Hex-key pad for Machine Codes Programming, (h) 9 - Digits 7-Segment Display Window, (i) Memory and Port Decoded Lines Available at Edge Connectors, (j) +5V Power Supply Adapter.

The trainer has also software features like (a) Powerful and Comprehensive Resident Monitor Program, (b) Auto/Manual Data Entry for both Bytes/Word Operations, (c) Program Execution Capability, (d) Forward/Backward/Change/Backspace Facilities, (e) Bytes/Word Examine/Edit Capability, (f) Single Instruction Execution Capability for Program Debugging, (g) Basic Initialization Routines for Many Peripheral ICs like ADC, DAC,8251,8259, (h) Register's Contents can be Examined and Changed, (i) Flag Register's Contents can be Examined in Bit-form and Hex-form, (j) Many Stand-Ione Useful Routines and Subroutines to facilitate microprocessor based system design.

This thesis contains detailed description of the procedures and techniques employed for the design, development and construction of the trainer. It is a comprehensive reference containing experimented steps that the designers and academicians may consult to solve microprocessor related problems. This thesis has also documented the description of the new ideas conceived to solve varieties of hardware and software problems. The examples are -- the design of composite memory/port decoder and single stepping routine.

The thesis contains 10 chapters, 6 appendices and a reference caption. Attempt has been made to document the work in the form of descriptive language, schematic diagram, flow chart, assembly and C codes.

돣

CONTENTS

List	of Figure	25	••	••	••	••	••		••	x
1	INTRO	ODUCTION								1
2	8086 N	IICROPROCE	ssoi	R FUNDA	MENT	TALS				
	2.1	Pin Diagram a	nd Fu	nctions						5
	2.2	Internal Archit	ecture	e						14
	2.3	Instructions								17
3	OPER	ATING PROC	EDUI	RES						
	3.1	Trainer Board	Layou	it .						21
	3.2	Components D	escrip	otion					 -	22
	3.3	Signal Signatu	res							23
	3.4	Keyboard Mne	monie	s and Me	aning					25
	3.5	Program Code:			-					27
	3.6	Program Execu	ition	-						28
	3.7	Program Debu	gging/	Register (Check					28
	3.8	Example Progr	ams							30
4	HARD	WARE DESIG	N							
	4.1	Block Diagram	L							32
	4.2	CPU Subsyster	n							34
	4.3	Memory/Port I	Decod	ing Subsys	stem					36
	4.4	Memory Subsy		'						38
	4.5	Keyboard/Disp	lay Su	ıbsystem						40
5	MONI	TOR PROGRA	M D	ESIGN					-	
	5.1	What is a Moni	tor Pr	ogram?						42
	5.2	Implementing I			V. AUT	E. BKS at	nd DOP	Comm	ands	.2
		5.2.1 Respon	d/Actio	on for EXA	Ćomm	and				52
				on to EXB/i						53
				on to AUT	Comma	nd				54
		5.2.4 Backspa								55
				play Windo						56
	6.2			on to DOP (tion)		57
	5.3	Implementing I			non) ت	S/S) Con	nmands			58
		5.3.1 Forward								59
		5.3.2 Backwa								60
				nd and Byte						61
		J.J.4 UHUU	лппаг	nd and Wor	u-data l	update for	Memory	/		62

÷,

	5.4	Theory of Single Stepping (Program Debugging Routine)		
		5.4.1 Respond/Action to PC Command		63
		5.4.2 Home Key Routine (PC command in S/S Mode)		64
		5.4.3 Execution of One Instruction (Single Stepping)		65
		5.4.4 Exam/Edit AX, BX, CX, DX Registers		70
•		5.4.5 Exam/Edit Al, AH, BL, BH, CL, CH, DL, DH Registers		71
		5.4.6 Exam/Edit IP,SI,DI,SP,BP Registers		72
		5.4.7 Exam/Edit CS,DS,SS,ES Registers		73
		5.4.8 Exam/Edit Flag Register		74
		5.4.9 Exam/Edit Memory Contents (Memory as a simple Register)	75
		5.4.10 Exam/Edit Port Contents		76
	5.5	Subroutines		77
	5.6	Stand-alone Routines		83
	5.7	Data Tables		86
	5.8	Interrupt Vector Table	•••	88
	5.9	Memory Space Map		90
	5.10	Port Space Map		92
	5.11	Reserved RAM Space Map		94
_				
6		EGRATED PERIPHERAL MODULE		
	6.1	Introduction and Board Components Layout		96
	6.2	Components Description		97
	6.3	Signal Signatures		98
	6.4	Block Diagram		100
	6.5	Local Extended Port Decoder		102
	6.6	6 Channel Programmable Interval Timer using two 8253s		104
	6.7	8 Channel 8-Bit ADC using AD0804 + Multiplexer DG508		106
	6.8	8-Bit Digital-to-Analog Converter using AD558		108
	6.9	Multifunction Asynchronous Receiver/Transmitter using 8256		
		6.9.1 Parallel I/O using 8256		110
		6.9.2 Serial I/O using 8256		112
		6.9.3 Timing Functions using 8256		114
		6.9.4 Counting Functions using 8256		116
		6.9.5 Interrupt Priority Management using 8256		118
~				
7	-	LICATIONS		
	7.1	As a Microprocessor Learning System		
		7.1.1 Developing and Running Program for Hardware Project 7.1.2 Developing and Running Program for Software Projects		120
	7.2	7.1.2 Developing and Running Program for Software Projects As a Microprocessor Based System Design Kit		122
	1.2	7.2.1 Generating Timing Functions for Firing the Bedford Inverter		104
		7.2.1 Overlaining runchons for Firing the Bedford Inverter 7.2.2 Developing an EPROM Programmer		124
		7.2.2 Developing an Er KOW Programmer		126
8	IBM-I	PC to TRAINER DOWN LOADING SOFTWARE		
-	8.1	Introduction		141
	8.2	Assembly Source Code Listing for IBM-PC's EXE Prog		141
	8.3	C Source Code Listing for IBM-PC's EXE Prog		
	8.4	Assembly Source Code Listing for Trainer's EXE Prog		151
	0.7			153

.

8

. م

9 RESULTS A	ND DISC	USSION						15/
10 CONCLUSIO	ON AND	FUTURE SCO	OPE OF	WORK	5			159
APPENDIX - A	MAXIN	IUM MODE (OPERAT	ION OF	F 8086 w	ith 8087	7 FPU	
	A.1	Circuit Diagra	am Descr	iption	- -		- -	16 1
	A.2	Demonstratio	n Exampl	e			- -	163
APPENDIX - B	8086 TR	AINER WIT	H BUILT	-IN ASS	SEMBL	ER		
•	B.1	Introduction						164
	B.2	Alphanumeri	c Display	/Keyboa	rd Circu	it		166
APPENDIX - C	SELEC	TED DATA S	HEETS ((8279, 82	256)			170
APPENDIX - D	HARD	WARE DEVE	LOPME	NT TEC	HNOLO	OGY		
	D .1	Introduction (to Proced	ure/Meth	odology			194
	D.2	Wire-wrappir						195
	D.3	Printed Circu	it Board I	Manufac	turing			196
	D.4	Soldering Tee						197
	D.5	View of the 1						198
	D.6	Solder side P	CB Artwo	ork Look	ing from	Bottom) 	199
	D.7	Component-s	ide PCB	Artwork	Looking	, from T	OP	200
	D.8	Solder Mask	(includin)	g PTH) A	Artwork			201
APPENDIX - E	MONIT	OR PROGRA	AM DEV	ELOPM	IENT TJ	ECHNC	DLOGY	202
APPENDIX - F	COLOF	R PLATES						
	F .1	Component S						206
	F.2	Wire-wrap Si						206
	F.3	Component S						207
	F.4	Solder Side o						207
	F.5	Pictorial View	w of the F	inal Cor	nmercial	Trainer	·	208
REFERENCES				、 				209

ix

 \mathfrak{O}

List of Figures

			1
Figure - 1	: Growth of Maximum Achievable IC Components Density		5
Eigure $-21(a)$	· Pin Assignment of the 8086 CPU (Min Mode)		
Figure - $2.1(b)$: Bus Structured Pin Assignment of 8086 CPU (Min Mode)	••	5
Figure - $2.1(c)$: Implementing the DEN/ and DT-R/ Signals	••	10
Figure - $2.1(d)$	· Basic 8086 Timings in Minimum Mode		12
Figure - $2.1(e)$: Schematic to Allocate 1mbyte per Segment of 8086 CPU		13
Figure - $2.2(a)$: Functional Block Diagram of 8086 CPU		14
Figure - $2.2(b)$: Address Computing Chart of 8086 CPU	••	15
Figure - $2.2(c)$: Internal Register Layout of the 8086		16
Figure - $2.3(a)$: Instructions Mnemonics Summary of 8086 CPU		17
•	: Coding Template of 8086 Instruction	••	18
Figure - $2.3(b)$: Coding Template of 8086 Instruction (continued)		19
Figure - $2.3(c)$: Coding Template of 8086 Instruction (continued)		20
Figure - 2.3(d)	: The Component Layout of the 8086 Trainer		21
Figure - 3.1	Keyboard Template of the 8086 Trainer		25
Figure - 3.4	. Keyboard Template of the occor frame		30
Figure - 3.8	: Installing Additional 7-Segment Digit with 8086 Trainer		33
Figure - 4.1	: Hardware Block Diagram of 8086 Trainer	••	35
Figure - 4.2	: CPU Subsystem Schematic Diagram		37
Figure - 4.3	: Memory/Port Decoding Subsystem	••	39
Figure - 4.4	: Memory Subsystem Schematic Diagram	••	
Figure - 4.5	: Keyboard/Display Subsystem Schematic Diagram		41
Figure - 5.1(a)	: Monitor Program Flow Chart Summary - 1		44
Figure - 5.1(b)	: Monitor Program Flow Chart Summary - 2	••	45
Figure - 5.1(c)	: Monitor Program Flow Chart Summary - 3		46
Figure - 5.1(d)	: Monitor Program Flow Chart Summary - 4	••	47
Figure - 5.1(e)	: Monitor Program Flow Chart Summary - 5	••	48
Figure - 5.1(f)	: Monitor Program Flow Chart Summary - 6		49
Figure - 5.1(g)	: Monitor Program Flow Chart Summary - 7		50
Figure - 5.1(h)	: Monitor Program Flow Chart Summary - 8		51
Figure - 5.2.4	: Flow Chart for Implementing Backspace Routine		55
Figure - 5.2.5	: Flow Chart to Implement Digit Printing in the Display Windo	w	56
Figure - 5.4.3	: Flow Chart and Data Structure to Implement Single Step Rou		65
Figure - 5.4.4	: Flow Chart to Implement AX, BX, CX and DX Content Exam	ination	70
Figure - 5.4.5	Flow Chart to Examine AL, AH, BL, BH, CL, CH, DL, DH Conte	ents	71
Figure - 5.4.6	: Flow Chart to Examine IP,SI,SP,DI,BP Contents		72
Figure - 5.4.7	: Flow Chart to Examine CS, DS, SS, ES Contents		73
Figure - 5.4.8	: Diagram Showing the Mapping of Flag Register's Content to	Display	74
Figure - 5.4.9	: Flow Chart to Examine Memory Content in S/S without Exit		
Figure - 5.4.10	: Flow Chart to Examine Port Contents		76
U U	: Circuit for Prototyping Analog-to-Digital Conversion		83
Figure - $5.6(a)$: Circuit Diagram for Stand-alone Routine No. 4)RUT - 4)	••	85
Figure - 5.6(b)		••	89
Figure - 5.8	: Data Structure for Interrupt Vector Table	••	91
Figure - 5.9	: Memory Map Table		91 93
Figure - 5.10	: Port Space Map Table	••	95 95
Figure - 5.11	: Memory Map Table for Reserved RAM Space	••	93 96
Figure - 6.1	: Broad Layout for the Integrated Peripheral Module	••	70

a transferration of the second Medule	1	01
Figure - 6.4 : Block Diagram for the Integrated Peripheral Module		.03
Figure - 6.5 : Schematic Diagram for the Extended Port Decoder of IPM	1	05
Figure - 6.6 : Schematic Diagram for 6-Channel Programmable Timer	1	.07
Figure - 6.7 : Schematic Diagram of the 8-Channel AC	1	09
Figure - 6.8 : Schematic for 8-Bit Digital-to-Analog Converter	1	11
Figure - 6.9.1 : Schematic for Parallel I/O using 8256	1	13
Figure - 6.9.2 : Schematic Diagram for Serial I/O Using 8256	1	15
Figure - 6.9.3 : Schematic Diagram for the Timing Functions Using 8256		117
Figure - 6.9.4 : Schematic Diagram for the Counting functions Using 8256		119
Figure - 6.9.5 : Schematic Diagram for Interrupt Priority Management Usi	0	121
Figure - 7.1.1 : Schematic for Driving LED Arrays Using 8255 and 8086		121
Figure - 7.1.2 : Flow Chart to Implement Bubble Sort Algorithm	1	125
Figure - 7.2.1 : Schematic for Interfacing Bedford Inverter		125
Figure - 7.2.2(a) : EPROM Programming Chart using 28-PIN ZIF Sc		126
Figure - 7.2.2(b): 28-Pin ZIF Socket Pin Diagram		
Figure - 7.2.2(d): Schematic for the EPROM Programmer		128
Figure - 7.2.2(e): Details of the Switches of the EPROM programmer		129
Figure - 7.2.2(f): Programming Algorithm for 2716		130
Figure - 7.2.2(g): Timing Parameters for 2716 EPROM		131
Figure - 7.2.2(h): Programming Algorithm for 2732A		132
Figure - 7.2.2(i): Timing Parameters for 2732A EPROM		133
Figure - 7.2.2(j): Programming Algorithm for 2764A		134
Figure - 7.2.2(k): Timing Parameters for 2764A EPROM		135
Figure - 7.2.2(I): Programming Algorithm for 27128A EPROM		136
Figure - 7.2.2(m): Timing Parameters for 27128A EPROM		137
Figure - 7.2.2(n): Programming Algorithm for 27256 EPROM		138
Figure - 7.2.2(o): Timing Parameters for 27256 EPROM		139
Figure - 7.2.2(p): Timing Parameters for 27256 EPROM (continued)		140
Figure - 8.1(a) : Hardware Interface Circuit Bet ⁿ Trainer and IBM-PC		142
Figure - 8.1(b) : Software Flow Chart for IBM-PC's Serial Transmission P	0	143
Figure - 8.4 : Software Flow Chart for Trainer's Firmware		156
Figure - A.1 : Schematic Diagram of 8087 with 8086		162
Figure - B.1 : Component Layout of the ROM-BASED Assembler's 808		165 167
Figure - B.2(a) : Schematic of the Alphanumeric Display/Keyboard		
Figure - B.2(b) : Internal Circuitry of MAN2815 Display Device		168
Figure - B.2(c) : Character ROM Data Table		169
Figure - D,2 : Wire Wrap Tools and Accessories		195
Figure - D.4(a) : Soldering Techniques		197
Figure - D.4(b) : Good Soldering		197
Figure - D.4(c) : Poor Soldering		197
Figure - D.5 : View of the Trainer Board as seen from TOP		198
Figure - D.6 : Solder Side PCB Artwork Looking from Bottom		199
Figure - D.7 : Component Side PCB Artwork Looking from TOP		200
Figure - D.8 : Solder mask including PTH of the PCB Artwork		201
Figure - F.1 : Color Plate of Component Side of the Prototype 8086 Tra		206
Figure - F.2 : Color Plate of Wire Wrap Side of the 8086 Trainer		206
Figure - F.3 : Color Plate of Component Side of the PCB of 8086 Trainer		207
Figure - F.4 : Color plate of Solder Side of the PCB of the 8086 Trainer		207
Figure - F.5 : Color plate of the pictorial View of the final 8086 Trainer		208



1

INTRODUCTION

This chapter gives a brief introduction to the Evolution of Microprocessor, Motivation for the Thesis Work, Detailed Content Outline and the Main Features of the developed Trainer.

Evolution of Microprocessor

A microprocessor is a programmable device. Within it, there are thousands of transistors forming large number of floating type basic logic gates and memory cells. The interconnections between these circuits are established and broken asserting software commands from outside. This way, a single microprocessor chip is used to impleir ent numerous types of work. The credit for the idea of a general purpose microprocessor goes to one of the Intel engineers who was working on the Japanese camera Co. - Busicom around 1970. The microprocessor can take data from different users and can modify the data exactly the way a user wants. The CPU can give back the modified data to the user.

The arrival of microprocessor has brought revolutionary change in the field of 'Information Technology' and 'Industrial Instrumentation and Control.' Without today's high speed microprocessor, it would be simply impossible to build low cost desktop computers that are processing and presenting 'Information' worth million of dollars.

Early microprocessors, during 1974 - 1976, were mainly developed for making business calculators and controlling simple industrial processes. With the passage of time, peoples' mentality evolved and started thinking of 'Time Saving.' They made the personal computers using the early 8-bit microprocessor (8085, 6502,...) to do their word processing and simple spread sheet works at home without going to the mainframe station located somewhere down town.

The first 16-bit microprocessor, called 8086 appeared in 1978. Enhanced version of 8086, called 80186, appeared in the same year with integrated peripherals. In 1983, the 80286 microprocessor appeared with 'Protected Virtual Mode Addressing' capability and 'Multitasking' support. As application begun to demand more speed, the 80386 (32-bit) appeared in 1986. In 1989, Intel released 80486 (32-bit) with built-in math coprocessor and cache. The Pentium (64-bit) appeared in 1993.





Figure - 1 presents a curve showing the growth of component density per chip versus time.



1

Motivation for the Present Work

"Microprocessor Fundamentals" is a basic subject offered to computer, electrical and electronic engineering and many other applied disciplines. Because of the enormous popularity of Intel microprocessors, it has become a *de facto* standard of including Intel's 8085 (8-Bit) and 8086 (16-Bit) microprocessors in the curriculum. The study and the understanding of the features of these microprocessors require relevant CPU based trainers. The prescribed text books usually make frequent references to the microprocessor trainers for the clarification of many concepts and the experimentation of new ideas. These trainers are also needed by the professionals engaged in designing and developing microprocessor based industrial control systems and consumer products.

These trainers are non-consumer items and are usually made by the rich companies in the developed countries as a side product in their factories, where the main product is an electronic/electrical consumer product. They have the manpower, machinery, sophisticated development tools etc., worth millions of dollars. Setting up such a million dollar factory to produce these educational trainers, woould merely mean to be a dream - at least, in Bangladesh!

The educational institutions of Bangladesh are in a crying need of these trainers. They could not get them in time due to price hulk and import formalities. As a result, the microprocessor courses are being conducted mainly on paper and black board. Some of the institutions might have their trainers but the numbers are certainly very low compared to the number of students.

Outline of this Thesis

Chapter - 1 is the introduction. It makes a brief survey of the evolution of various microprocessors. A curve is shown to indicate the trend of evolution of microprocessor with time. This chapter has included the motivation behind the development of the 8086 trainer presented in this thesis.

Chapter - 2 has documented the operating procedures of the trainer. The meanings for the labels of the Keys of the 'Keyboard Template' are also given. A component layout of the trainer is provided. The commercial type numbers of the components are also provided. The names of the signals at various pins of the edge connectors are also given. This chapter also contains some example programs for exercising how to enter a program code into the trainer for execution.

Chapter - 3 describes the fundamental features of the 8086 microprocessor. The functional description of the pins are presented along with diagrams. The use of DT-R/ and DEN/ signals are illustrated showing their connection with 74LS245 data buffer. The definitions of the processor status signals are given. Special attention is given as to the application of the S4,S3 signals in connection with their possible use for accessing 1Mbyte of memory per segment. A circuit diagram is added showing how these status bits could be decoded to allow the 8086 CPU for accessing 4 Mbytes of memory [1].

The chapter also includes the register architecture of the 8086 processor. An address computation chart is provided along with examples. This chapter also contains a summary of the instruction set.

Chapter - 4 includes the complete schematics of the hardware of the trainer. The total circuit is divided into four subsystems viz., (1) CPU Subsystem, (2) Memory/Port Decoding Subsystem, (3) Memory Subsystem, and (5) Keyboard/Display Subsystem. There is a block diagram showing the overall hardware structure of the trainer. Every subsystem is followed by detailed description of the working principles of the circuit of that subsystem.

Chapter - 5 is the full documentation of the monitor program of the 8086 trainer. The logic of the entire monitor program is summarized into eight flow charts. These flow charts will be fe\requently referred during the study and analyze of the working principles of the monitor program.

There is also description corresponding to each key command. For example, how does the trainer response when EXA key is pressed. Or, how does the CPU response when BKS key is pressed. The description has also been augmented by flow charts and program listing.

The chapter contains the source code listing of all the subroutines and the stand-alone routines which are provided as firmware in the EPROMs of the trainer. The various data and lookup tables are also given.

The memory/port and the reserved RAM space maps are provided. The interrupt vector table is also given.

Chapter - 6 contains full technical documentation of an Integrated Peripheral Module containing 2 -Programmable Interval Timers of the type 8253, 1- Analog-to-Digital Converter of type AD08084, 1-Digital-to-Analog Converter of the type AD558, 1- Eight Channel Analog Multiplexer of the type DG508, RS232-TTL-RS232 Converting Chips of the type 489, 488 and a versatile Controller Chip of the type 8256. The 8256 chip contains all the commonly used five functions viz., Parallel I/O, Serial I/O, Timing, Counting and Interrupt Priority Management. This separate board is provided to help convenient implementation of interfacing experiments. Basic initialization routines of all the peripherals are also given.

Chapter - 7 has indicated the realistic application of the 8086 trainer. The applications are (1) display of the binary data using an 8255 controller (2) coding and running a Bubble Sort Program (3) Complex timing function generation for the Bedford Inverter and (4) the construction of an EPROM programmer. The chapter also contains full data sheet of the commonly used EPROMs of the type 2716, 2732, 2764, 27128 and 27256. The data sheets include the flow charts of numerous programming algorithms. An example program has been included in this chapter to program an EPROM of the type 2716.

Chapter - 8 documents the serial communication software to download program codes from IBM-PC to the 8086 trainer. The schematic of the hardware interfacing between the trainer and the IBM-PC is given. The transmitter software is developed using assembly/C language and the complete source code listing is provided. The resulting exe file is named scom86.EXE and is provided in a 3.5" disk with the trainer. The trainer's firmware listing is also given.

Chapter - 9 shows a study of the results expected from the trainer and the actual results achieved. The reasons for the discrepancies are described in the discussion caption.

Chapter - 10 makes hints as to possible future good technical works that could be done based on this trainer. The possible areas are 80286 trainer to study PVAM features, ROM-Based Assembler, On-board 8087 math coprocessor and improving the existing monitor program.

Appendix - A includes the schematic diagram of the 8086 system in its maximum mode while operated with an 8087 math coprocessor.

Appendix - B documents the preliminary experimental works for the development of a ROM based Assembler 8086 Trainer. The component lay out is given along with an alphanumeric keyboard. The original Hex keyboard is retained to operate the trainer for learning purposes. The appendix contains the full schematic of the 15-segment alphanumeric display system. The ROM character table is also presented. The internal circuitry of the 15-segment display is also provided.

Appendix - C contains data sheets for the 8279 and 8256 programmable controllers. This is provided to make this thesis complete.

Appendix - D describes the manual procedures of making the PCB for the trainer. The PTH (printed through holes) have been made by hand. The procedures of good soldering is also presented in the form of pictorial illustration. This appendix also contains the pictorial view of the PCB artwork.

Appendix - E describes the manual procedures/methodology of fusing the program/data codes of the monitor program into EPROM. This job is usually done by an automatic development system where the program codes are developed in the IBM-PC and then down loaded into the prototype trainer..

Appendix - F includes the color plates of the various board of the trainer. These are the component/wire wrapping sides, the component/solder sides of the final PCB and the solder mask.

Features Summary

HARDWARE and SOFTWARE FEATURES SUMMARY
lardware Features:
1. 8086 CPU
2. 64Kbytes EPROM
3. 64 Kbytes RAM
4. Bus Lines at Edge Connectors for Interfacing Experiments
5. 5. 5''x2.5'' Bread Board for Prototyping Circuits
6. Well Documented User's Manual
7. 18-Key Hex-key pad allows Machine Codes Programming
8. 9 - Digits 7-Segment Display Window
9. Memory and Port Decoded Lines are Available at Edge Connectors
0. +5V Power Supply Adapter.
oftware Feature:
1. Powerful and Comprehensive Resident Monitor Program
2. Auto/Manual Data Entry for both Bytes/Word Operations
3. Program Execution Capability
4. Forward/Backward/Change/Backspace Facilities, Bytes/Word Examine/Edit Capability
5. IBM-PC to Trainer Down Loading Software
6. Single Instruction Execution Capability for Program Debugging
7. Basic Initialization Routines for Many Peripheral ICs like ADC, DAC,8251,8259
18. Register's Contents can be Examined and Changed


2

8086 MICROPROCESSOR FUNDAMENTALS

This chapter is an introduction to the fundamental of 8086 microprocessor. Included are, the detailed description of the various pin functions, the basic timing diagram, internal architecture, register layout, address computing chart and the instruction set summary.

2.1 Pin Diagram and Functions

The 16-bit 8086 microprocessor is packaged in a 40-pin CERDIP (CERamic Dual In Package) or plastic DIP package [Figure - 2.1(a), 2.1(b)]. It is 0.3-inch wide and 2-inch long. The pins are separated from each other by 0.1-inch. The CPU design has been implemented using HMOS technology to achieve high performance. The 8086 operates at 5MHz, 8086-2 at 8MHz and the 8086-1 at 10 MHz with maximum power dissipation of 2.5W. There are corresponding CMOS versions (80C86,80C86-2,80C86-1) which operate at the same frequencies as for the HMOS 8086 but with maximum power dissipation of 1W. The 8086 has two modes of operation viz., Minimum Mode which does not permit connecting a 2nd processor/co-processor in the system and Maximum Mode which allows connecting a second processor/co-processor. Throughout this thesis, we will be studying the 8086 CPU in a minimum mode for better understanding the underlying concepts. Appendix-A includes the maximum mode operation of the 8086 CPU.





Address Bus - 20 Lines

There are 20 address lines and are designated by A19 - A15 and A15 - A00 (embedded in AD15 - AD00) which are shown in Fig-2.1(a) and Fig-2.1(b). Address lines are used by the processor to select a particular memory location of a standard memory or an interface memory for data read/write operation. Since these lines are always originating from the processor and terminating to the memory devices, they are unidirectional output lines. The possible combinations of these lines range from 0000 0000 0000 0000 0000 0000 (binary) to 1111 1111 1111 1111 (binary).

In hex notation the range is from 00000H to FFFFFH. In decimal, the range is from 0 to 1,048,575 which equals to 1,048,576 combinations. This figure indicates that the 8086 CPU can individually select up to 1,048,576 memory locations. Taking 1024 as 1K and 8-bit size (1 byte) for each memory location as is the normal practice in computer literature, then the total addressable memory becomes 1 mega bytes or 1Mbyte. The address number for the data location of a standard memory or port memory is always treated as an unsigned binary number.

The lower 16 address lines (A15-A00) are used to assert the address of a memory location when that location is considered as a port space and is enabled by the LOW level of the M-IO/ line. During port read/write operations, the upper four address lines viz., A19-A16 remain zeros. Thus the 8086 CPU can address up to 65,536 locations of port.

In 8086 CPU, the lower 16 address lines viz., AD15 - AD00 share common lines with the 16 data signals D15 - D00. This is possible due to the fact that a memory location is selected first and then the data read/write operation takes place. Stating another way, the address assertion and the data dump events never occur at the same time. Therefore, these two distinct information can be multiplexed over the same physical wires in time axis. And the composite signals being carried by these lines may be shown as AD15 - AD00.

Data Bus - 16 Lines multiplexed with A15-A00 Lines

There are 16 data lines D15-D00 (embedded in AD15-AD00) for the 8086 CPU and are time multiplexed with the lower 16 address lines A16-A00. The default read/write operation of the CPU is byte oriented. That is, while the CPU is reading data from memory on its own (while booting up after power up reset), it reads data byte by byte. Then what is the benefit of having 16 data lines? The answer is given saying that the CPU has got powerful instruction by virtue of which the programmer can instruct the CPU to do a word operation. This increases the speed of the system almost by twice. The lower data bye D7-D0 is called EVEN data while the upper data byte D15-D8 is called ODD data. The Data lines are bi-directional.

Read/Write Control Bus - 2 Lines

Fundamentally, only one line should be enough to complete read and write operation on memory chip. Single line can carry either HIGH or LOW logic value and this feature can be utilized to distinguish between read and write operations. In fact Motorola 6802 and 68000 microprocessors use only one line for both read/write operation. Whereas, Intel 8085,8086 use two lines for read/write operations. The choice of 1 or 2 lines is a matter of design convention and convenience.

To differentiate read/write with standard memory or port memory, use of a separate line makes sense. And it is M-IO/ line.

Read Control Line: RD/ - 1 line

This is a single line originating from the CPU and going to the memory (both the standard and the port memory) devices. It carries active low signal to indicate the selected memory chip that the address information asserted to its inputs are now stable and it should now dump the desired data byte on the data bus. Figure -2.1(d) is referred for the timing relationship of this signal with other bus signals.

Write Control Line : WR/ - 1 line

This is also a single output line. This line is connected to both the standard memory and port memory. It carries active low signal to trigger the selected memory chip that the address and data asserted to its

٤.

inputs are now stable and it should absorb the data byte from the data bus. Figure - 2.1(d) shows the timing relationship of this signal with other bus signals.

Memory/Port Control Line: M-IO/ - 1 line

A microcomputer system can have many memory chips. Some of them are RAM and ROM and the rest are certainly port memories being connected with the users devices. By standard convention and practices, the RAM and ROMs are assigned 20-bit unsigned number for the addresses of their internal memory locations. And the input/output controllers (port memories or simply port) are assigned 16-bit/8-bit numbers for the internal memory locations. A single line designated as M-IO/ is used to distinguish between memory or port selection. A high signal on M-IO/ line will enable the memories and a low signal on M-IO/ line will enable the ports.

Memory Bank Control Lines

BHE/ (Byte High Enable) Signal

This signal is multiplexed with S7 signal on pin-34 of the CPU. This is a memory related signal and hence needs to be sampled by an optional latch (refet to section-4.2 schematic). The CPU asserts low level signal over this line when a user instruction requests a WORD oriented or ODD byte data read/write operation. The BHE/ signal has a close association with A00 address line as shown below:-

BHE/	A00	Meaning
0	0	: one word operation in one machine cycle when aligned with
		even address
0	1	: D15-D8 (upper byte = ODD byte) operation
1	0	: D7-D0 (lower byte = EVEN byte) operation

Multiplexed Bus Control Line

ALE Line (Address Latch Enable)

The 16-bit address information from the composite AD15 - AD00 signals is to be sampled and kept to the input address lines of the intended memory location until the data read/write operation is finished. To accomplish this, it is necessary to know the 'Time Point' at which the address signal is being asserted on the composite AD15 - AD00 lines. The 8086 CPU does indicate this 'Time Point' by generating a single pulse called ALE over pin-25. This ALE signal could be used to trigger optional D-type flip-flops (for example 74LS373 in section - 4.2) to latch the address information from their inputs to the output. Since ALE signal is generated only once during a read or write operation (refer to page-22), the output of the D-FFs which is in fact address information will remain constant at the input of the memory chip until the data movement operation is completed.

The above reasoning may also be applied for the upper 4 address lines viz., A19 - A16. The physical wires assigned to carry these signals might in fact carry composite signals like A19/S6 - A16/S3. S6 - S3 stand for Status signals. An optional latch (section - 4.2) can be triggered to sample the A19- A16 information from the composite signal and hold them at the output. Now the lines are free and they may be used to carry the processor Status signals S6-S3.

Processor Control Lines

RST (ReSeT) Line

It is an input line and carries a positive pulse to start the processor from the cold state. The minimum requirement for the width of this pulse is at least four clock periods. The reset pulse is usually supplied by an auxiliary clock chip of type 8284 (Sec-4.2) and is synchronized with processor clock. At the rising edge of the reset pulse, the CPU will terminate all operations if it was doing something. The CPU will

remain 'Idle' for the duration of the pulse. During the falling edge of the reset pulse, the CPU will undergo an internal reset sequence and will last for about 10 clock periods. During the reset sequence, the following events occur within the CPU:-

Data Segment register is initialized to 0000H	DS = 0000H
Stack Segment register is initialized to 0000H	SS = 0000H
Extra Segment register is initialized to 0000H	ES = 0000H
Code Segment register is initialized to FFFFH	ĊS = FFFFH
Instruction Pointer register is initialized to 00000H	IP = 0000H
Flag Register is initialized to 0000H	FR = 0000H

At the end of the reset sequence, the processor starts booting up from the absolute memory location CS:IP = FFFF:0000H

MN-MIX/ (MiNimum mode or MaXimum mode)

The meaning of the pin signals of the 8086 CPU are sufficiently different when it operates in minimum maximum and modes (Appendix B). Maximum mode allows connecting additional processors/coprocessors to realize multiprocessing environment. Whereas, minimum mode does not permit so. An IC having only 40 pins is not capable of furnishing all the functions required by min and max mode operations. To keep the number of pins at minimum while achieving the multiprocessing performance, a jumper pin (pin-33) has been added to the CPU. When MN-MX/ pin is strapped to +5V, the 8086 asserts signals at its various pins as required by the minimum mode operation (Section - 3.1). When the jumper pin is connected to ground potential, the CPU asserts maximum mode signals at its various pins.

RDY (ReaDY)

This is an input logic to the processor. The CPU functions normally as long as the logic level at this pin remains high. When the logic level of this pin goes low, the CPU starts inserting 'WAIT States' in its operating clock (page-22). It means that the clock period begins stretching and all bus activities gets frozen. Activities resume when the pin restores high logic level.

The addition of the RDY pin in the CPU allows the utilization of slow memory in the system design. Slow memories are cheap in price but the access time is greater than 200nS. There are in fact some commercial systems requiring huge on-board memories with moderate importance in speed. The RDY line is connected with the controller of the slow memory module. After the reception of the address, data and read signal from the buses, the controller pulls down the RDY line. After the known delay, the slow memory dumps the data on the bus. The controller also receives this information and it immediately releases the RDY line.

The RDY signal is usually provided by the clock chip generator (8284). The output of the slow memory controller is connected to the input of the clock chip (Section - 4.2). This is to allow synchronous operation of the RDY signal with the processor clock.

CLK

The CLK signal is the prime mover to the CPU for the generation of all the timing functions. The clock signal is usually provided by an auxiliary clock generator chip viz., 8284. The clock has a duty cycle of 33% for optimum operation. For details of the clock circuitry, refer see section - 4.2.

+5V Supply

To supply the power for the operation of the internal electronics. The tolerance of the voltage is $5V\pm10\%$ for the 8086 and 5% tolerance for the 8086-1 and 8086-2. The maximum current that may be drawn from the power supply is 340 mA at room temperature.

0V Supply

To sink the +5V supply current. Two pins have been used to provide parallel paths for minimizing the noise.

Interrupt Control Lines

NMI (Non-Maskable Interrupt)

It is an asynchronous external input signal for interrupting the CPU. The active signal is rising edge which is sampled by the processor during the last clock cycle of the instruction being executed. The CPU is directed to an interrupt service routine (abbreviated as ISR) for interrupt 'type 2'. The starting address of the ISR is found by consulting a lookup table called Interrupt Vector Table (IVT) located at space 00000H - 003FFH of the main memory. This interrupt can not be disabled by setting the IF-bit of the flag register. This type of interrupt is designated as externally triggered internally vectored hardware interrupt. This input is usually terminated by a pull down resistor of 5Kohm.

INTR (INTeRrupt)

This is also an asynchronous external input to interrupt the CPU. It is level sensitive and is sampled by the CPU during the last clock cycle of the instruction being executed. This interrupt is usually funneled by an Interrupt Priority Controller chip like 8259. The type code for the interrupt is supplied by the interrupting device via 8259. The CPU is directed to an ISR consulting the IVT. This interrupt can be disabled by setting the IF-bit of the flag register. This type of interrupt is designated as externally triggered externally vectored hardware interrupt.

INTA/ (INTerrupt Acknowledge)

This is an active low signal, generated by the CPU in response to INTR signal. It is asserted to inform the interrupting device to dump the 8-bit interrupt type code on the data bus. There are two such pulses that are generated. This output is terminated by a pull up resistor of 5Kohm.

DMA Control Lines

HOLD

An asynchronous input signal asserted by DMA device. The signal must remain high until the DMA service is completed. The CPU samples this input during every machine cycle of an instruction. The input is terminated by a pull down resistor of 5Kohm.

HLDA (HoLD Acknowledge)

The CPU generates an active high signal at this pin in response to the HOLD input. This signal is propagated to the DMA device to indicate that the local bus has been isolated from the system bus (Section - 4.2). Now the system bus mastership may be owned by the DMA device for direct data transfer to the RAM bypassing the CPU. At the end of DMA action the HOLD line goes low and the CPU also pulls down the HLDA line. The local bus becomes associated with system bus and the CPU regains the bus mastership.

Interprocessor Communication Line *TEST Line*

The CPU samples this input during every clock cycle and keeps working if logic low is detected. This line is usually connected with a math coprocessor called 'Floating Point Unit = FPU' in maximum mode operation (8087). The FPU asserts this pin high to inform the 8086 to stop executing its instructions and wait for some computational result to be supplied by the FPU. Refer to Figure- A.2 at page-162.

Utility Lines

DEN/ (Data buffer Enable)

The local bus of the CPU has a very limited current driving capability and is just good to drive one TTL load. If a user wishes to connect more loads, suitable data buffer (like 74LS245) are to be installed to protect the local bus from being damaged due to overloading. The asynchronous DEN/ (active low) signal is generated by the CPU may be used to enable such data buffers. For minimum systems, this line usually remains open. Refer Fig-2.1(c) for the application of this signal.

DT-R/

This alternate signal is generated by the CPU asynchronously to change the direction of the data buffer being enabled by DEN/ signal. The signal level becomes high if the instruction being executed refers to a write operation on external memory. The signal becomes active low if the instruction is involved in data read operation from the external memory. Please see Fig-2.1(c) below for the implementation of this line.




Fig - 2.1(c) : Implementing the DEN/ and DT-R/ Signals

Processor Status Lines

S3,S4,S5,S6 and S7 Lines

Signals S3,S4,S5,S6 and S7 appearing at the indicated pins of the Fig-2.1(b) are termed as Status lines. These signals become available just after the assertion of the A19-A16 address information. To grasp these status information, suitable electronic circuitry are to be employed. The meaning of these signals are as follows:

Status S4	Signals S3	Meaning
1	1	: The memory reference instructions are using Data Segment for read/ write operations during the execution of the current instruction
1	0	: The memory reference instructions are using Code Segment for read/ write operations during the execution of the current instruction. or
		: The CPU is accessing the Interrupt Vector Table for jumping to Interrupt Service Routine in response to an Interrupt.
0	1	: The memory reference instructions are using Stack Segment for data accessing.
0	0	: The memory reference instructions are using Extra (Alternate) Segment for read/write operations during the execution of the current instruction.
S5 = 1 S6 = 0 S7 = ?		: The IF-bit of the flag register is set. : always : Spare

S3 and S4 - these two lines indicate the status of the segment being used by the processor for accessing the data/code at the current instruction. These two lines can be used to access up to 4 Mbytes of memory (1 Mbyte per Segment) [1]. Refert to Fig - 2.1(e) for the hardware circuit to realize this concept.

Pin Loading Considerations

Sourcing


Every pin can source maximum 400μ A current at minimum 2.4V. if the load increases, the logic level may decrease and the behavior of the CPU will become unpredictable.


Sinking

Every pin can sink about 2.5mA current at maximum 0.45V.

Figure-2.1(d) shows the activities on the 8086 bus during simple read/write operations. The first line show the clock waveform. One cycle of this clock is referred to as 'State' and is designated by the symbol 'T'. The group of states required for the completion of one read or write operation is called a 'Machine Cycle'. The total time needed by the CPU to complete the activities of one instruction is called an 'Instruction Cycle'.

To read data from a memory location, the CPU asserts the 20-bit address information on the bus. The ALE signal is generated to demultiplex the address information from the composite AD15 - AD0 signals. M-IO/ signal is made 'High' to select memory device. After some delay, the RD/ signal is asserted to bring the data from the bus into the accumulator of the CPU. DT-R/ and DEN/ signals are generated to enable the data buffers if there is any.








Fig - 2.1(e) : Schematic Diagram to Allocate 1MByte per Segment for 8086 using S3,S4 Signals

2.2 Internal Architecture

Figure - 2.2(a) is the block diagram of the internal architecture of 8086 microprocessor. The machine is primarily composed of two functional units viz., 'Bus Interface Unit (BIU)' and 'Execution Unit (EU).' Each functional unit is also composed of many subunits.




Fig - 2.2(a) : Functional Blook Diagram

BIU : Bus Interface Unit

This unit is composed of the following subunits:-

Memory Interface Unit

This unit asserts the 20-bit physical address on the external bus to read/write data/code out of memory.

Instruction Stream Byte Queue

The instruction codes (program codes) goes to the 'Instruction Stream Byte Queue (ISBQ)' over the C-Bus. When the CPU is busy for calculating the address or internal processing, the bus is free and is used to read the instruction codes from the external memory and are stored in the ISBQ. Thus the CPU always gets the instruction bytes from inside except during branch and jump. This increases the throughput of the system.

Segment and Instruction Pointer Registers

There are five registers. Thease are:-

ES : Extra Segment Register. It holds the upper 16-bit of the 20-bit base address of the extra segment.

CS : Code Segment Register. It holds the upper 16-bit of the 20-bit base address of the code segment.

SS: Stack Segment Register. It holds the upper 16-bit of the 20-bit base address of the stack segment

DS : Data Segment Register. It holds the upper 16-bit of the 20-bit base address of the data segment.

IP : Instruction Pointer Register. Its 16-bit content is added with the CS-base address to read code byte.

Address Computing Subunit

Figure - 2.2(b) is the expnaded view of the address computing unit of the BIU unit. The chart shows all possible modes for calculating the 20-bit physical address of a memory operand. Examples :-

Single Index:	mov a mov a	x,[bx] x,[bx+d8] x, [bx+d16] x, cs: [bx + d8]	: default segment is DS : default segment is DS : default segment is DS : default segment is overridden CS
Double Index:	mov	ax,[bx+si]	: default segment is DS
	mov	ax,[bx+si+d8]	; default segment is DS
	mov	ax,[bx+si+d16]	; default segment is DS
	mov	ax, cs:[bx+si+d8]	; default segment is overridden by CS




Fig - 2.2(b) : Address Computing Unit

EU = Execution Unit

This is composed of the following subunits:-

Working Register Bank

Figure - 2.2(c) shows the layout of the internal registers of the 8086 microprocessor. The programmer can access these registers except the CS and IP registers.




Fig - 2.2(c) : Internal Register Layout

Status/Flag Register

There is a 16-bit status register of which only 9 bits are active. This register reflects the operational status after the execution of each instruction. The flag bits are :-

B0 - CF	: Carry Flag - when a carry is generated after the addition of two operands
B2 - PF	: Parity Flag - number of 1s becomes even after operation
B4 - AF	: Auxiliary Flag - a carry is generated out of 4th bit during BCD operation.
B6 - ZF	: Zero Flag - the result due to operation is zero
B7 - SF	: Sign Flag - the MSB of the data is 1 due to the execution of an instruction.
B8 - TF	: Trap Flag - to allow the CPU to execute one instruction at a time.
B9 - IF	: Interrupt Flag - to enable/disable hardware interrupts viz., INTR.
B10 - DF	: Direction Flag - used to control the direction of string transfer.
B11 - OF	: Overflow Flag - when the result of an operation exceeds the capacity of the destin.

2.3 Instructions

The instructions of 8086 microprocessor are broadly classified into 6 groups. The mnemonics summary is given in Figure-2.3(a). Coding templates are given in Figures-2.3(b), 2.3(c) and 2.3(d).

DATA TRANSFER INSTRUCTIONS		PROCESSOR CONTROL
General Purpose	Addition	Flag Operations
mov	add	clc
	adc	cmc
push	inc	stc
pop		cld
xchg	aaa	
xlat	daa	std
		cli
Input/Output	Subtraction	sti
in	sub	
out	sbb	External Synchrpnizn.
	dec	hlt
Address Object	neg	wait
lea	cmp	esc
lds	aas	lock
les	das	
		No Operation
Flag Transfer	Multiplication	nop
lahf	mul	
pushf	imul	
popf	aam	
STRING INSTRUCTIONS	Division	
movs	div	
rep	idiv	
cmps	aad	
scas	cbw	
lods	cbd .	
0	cbd .	
lods stos		
lods		R INSTRUCTION
lods stos		Unconditional Transfers
lods stos SHIFT/ROTATE/LOGICAL INSTRUC	PROGRAM TRANSFE	
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals	PROGRAM TRANSFE Conditional Transfer	Unconditional Transfers
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jle/jng	Unconditional Transfers . call
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jle/jng jb/jnae	Unconditional Transfers call ret jmp
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and or	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jle/jng jb/jnae jbe/jna	Unconditional Transfers call ret
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and or xor	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jle/jng jb/jnae	Unconditional Transfers call ret jmp
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and or xor	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jle/jng jb/jnae jbe/jna	Unconditional Transfers . call ret jmp [°] Iteration Controls
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and or xor test	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jle/jng jb/jnae jbe/jna jp/jpe	Unconditional Transfers . call ret jmp [°] Iteration Controls loop
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and or xor test Shift	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jle/jng jb/jnae jbe/jna jp/jpe jo js	Unconditional Transfers call ret jmp Iteration Controls loop loope/loopz loopne/loopnz
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and or xor test Shift shl/sal	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jle/jng jb/jnae jbe/jna jp/jpe jo js jne/jnz	Unconditional Transfers call ret jmp Iteration Controls loop loope/loopz
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and or xor test Shift shl/sal shr	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jle/jng jb/jnae jbe/jna jp/jpe jo js jne/jnz jnl/jge	Unconditional Transfers call ret jmp Iteration Controls loop loope/loopz loopne/loopnz
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and or xor test Shift shl/sal shr	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jle/jng jb/jnae jbe/jna jp/jpe jo js jne/jnz jnl/jge jnle/jg	Unconditional Transfers call ret jmp Iteration Controls loop loope/loopz loopne/loopnz jcxz
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and or xor test Shift shl/sal shr sar	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jb/jnae jbe/jna jp/jpe jo js jne/jnz jnl/jge jnle/jg jnb/jae	Unconditional Transfers call ret jmp <i>Iteration Controls</i> loop loope/loopz loopne/loopnz jcxz <i>Interrupts</i> int
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and or xor test Shift shl/sal shr sar Rotate rol	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jb/jnae jbe/jna jp/jpe jo js jne/jnz jnl/jge jnle/jg jnb/jae jnbe/ja	Unconditional Transfers call ret jmp Iteration Controls loop loope/loopz loopne/loopnz jcxz Interrupts int into
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and or xor test Shift shl/sal shr sar Rotate rol ror	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jle/jng jb/jnae jbe/jna jp/jpe jo js jne/jnz jnl/jge jnle/jg jnb/jae jnbe/ja jnp/jpo	Unconditional Transfers call ret jmp <i>Iteration Controls</i> loop loope/loopz loopne/loopnz jcxz <i>Interrupts</i> int
lods stos SHIFT/ROTATE/LOGICAL INSTRUC Logicals not and or xor test Shift shl/sal shr sar Rotate rol	PROGRAM TRANSFE Conditional Transfer je/jz jl/jnge jb/jnae jbe/jna jp/jpe jo js jne/jnz jnl/jge jnle/jg jnb/jae jnbe/ja	Unconditional Transfers call ret jmp Iteration Controls loop loope/loopz loopne/loopnz jcxz Interrupts int into

Fig - 2.3 (a) : Instruction Mnemonics Summary

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.

Shaded areas indicate instructions not available in IAPX 86, 88 microsystems. 80286 INSTRUCTION SET SUMMARY OUT = Ducput to: - Found point PGPF - Pop flags LES - Load pointar to ES LEA = Loud EA to register XLAT - Transiste byte to AL **Di = laçal fram:** Fun**d** port Mamory MON - MANASPER FUNCTION PUSHP = Puch flags LANF - Load AH with Naga LOUG = Louid pointer to DS SAND - Storn AH into flags Variable port 707 - 11ji anuble port 1049 = Exchanger: logister/memory with register egment recust egister with accumulator igment register is register/memory igister to Register/Memory pular/manory to septent registe Interfers putrue mony to securnulasor manuluu ol kommujiman mulator to memory ACTING TO LADIE odiate to register/memory FORMAT 1000011w modrey rm 000 mg 1 1 1 0 1 0 1 0 /eg * 0 1 1 0 1 1 * 0 1 0 0 1 1 0001100 mod0reg //m 01110 011 ing 0001111 mod000 im 01101 0011* mod feg i /m mod 110 r/m mi bei pou mod reg i rim (reg = 01) mod nig i rim mod 0 reg mm addi-low Pon Bon Iddr-low E (mod + 11) (mod + 11) addr-high data di wi - 1 addr-high g * 11 12 Ħ 3 J.5 2.3. 7 ~ 5 J \$ د ωÿ CLOCK COUNT ب دره None and 3.5 17,19 ~ 2 2 2.3 ب **0** 0 c, ບາບານ 2 çn, ŝ ŝ ŝ 5 د ALC: NO. 北京市 123 日第 . 2.7 2 . NN COMMENTS 9,10,11 9,10,11 9,10,11 9,10,11 9.15 7.9 • = = = = s 4 ÷ ç œ 4 ص . 4 * ŝ

\overline{F} ig - 2.3 (b) : Coding Template of the Instructions

STDE - Stor bytawed from ALA	LODE - Louid by shared to ALAX	LEAS - Scan belanerd		STALIO LANDRULATION:	T = (metr reputation) = TQM	Immediate to accumulator	Anyoursetters of the second	304 = Extended on Regimemory and register to subst	Investigation accumulation	immeduale to regularizationsmuty	QR = Qr. Regimentory and register to either	Impreduate data and accumulation	Juburger of the fact that indicate the second	11,211 = And Insection in Engs, an result	International of Registry Internation International of Accumulator	Reg memory and register to tether	AND = A.H.			Register/Memory by CL	Register/Mannory by 1	LOGIC LAR Reads last without	CWD - Convert word to double word		ALD - ABCII adjust for divide	AAM - ASCII adjust for multiply	Manory-Byte	Request - Byca Recutater - Ward	(perčet) tovep sečeni - ALOI	C (Conthined):	
	101010*	m 1 1 1 0 1 0 1			1 1 1 1 0 1 1 w moo 0 1 0 m	data	mod 110 r/m .	0 1 1 0 0 0 w mooring rim				Gata if w = 1	1 - whateb tab mi 000 bom w 1 0 1 1 1		1 - w) crep 1 - crep 4 - 0 1 0 0 1 0 0	mod rug Em			III stude		1 1 0 1 0 0 0 w mod 111 //m)		1 0 0 1 1 0 0 1	1 0 0 1 1 0 0	0 1 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1	0 1 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1			1 11 1 0 1 1 w mod 11 1 m	-	FARMAT
		7		5	c		 	2.7-		 .7.	2,7*	 ట	<u>تي</u> ة:	2,6,	<u>،</u>	; ; ;					ŗ		~>	~3	4	8	20	DK	4		
		7		5	 :		3,7*		 44	3,7*	2.7	<u>ل</u>	3.6"	2.6*	 ري	3.7	3				_	:	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~	Ŧ	16	2 2 2	3	17	I	
100	2 2	2	2	2	,	۔ د		2		. 2	2		2	~		~ ~		· ·	 .		-						5	, a	•		
1.5			, 9								9		9	 9			 9		 			0					58		a		I

Se NOLLOOLENI 60700	evzes INSTRUCTION SET SUMMARY (Continued)				
FURCTION	FORMAT	ELOC	CLOCX COUNT	ALL COM	COMMENTS
STRING MANUPULATION (Continued):		ļ	Moda		
HOVE - More plung			•	•	
ChiPS - Compare string		5+95	5 - 9 9 9	23	5 <
SCAL - Scan string	1 1 1 1 0 0 1 2 1 0 1 0 1 1 W	5+ 6 5	5 5	2.6	6 :
LOOS = Load string	1 1 1 1 0 0 1 0 1 0 1 0 1 1 0 *	5+4n	5+45	2.8	a.s
FTUE - Store string	* 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1	4 - 3n	\$	2	5 1
CONTROL TRANSFER					
CALL = Call					
Direct wilden segment	1 1 1 0 1 0 0 1 disp-kaw disp-hngh	7+m -		2	ā
Reguster/memory	mod 0 1 0 r/m	*8*8	7•m,11+m*	2,8	8.9,18
Direct intersegment	1 0 0 1 1 0 1 0 segment offset	ä j	9K 	2	11.12.18
Protectal Mode Cafe (Direct Information			1	,	
Via cali gata to same primiege level Via cali gata to same primiege level Via cali gate to different primiege level, no parameters	ng Garamaters		1 1 1 1		8,11,12,18
Via cull gate to different provlega level, a parameters Via TSS	. X parameters				8, 11, 12, 18 8, 11, 12, 18
Via Sask gafa			1 1 2 - a		6,11,12,18
Indirect intersegment	1 1 1 1 1 1 1 1 mod 0 1 1 rm (mod * 11)	15 m	Bita a	2	6,9,11,12,18
Productive Wielde Oally (indicated anticumpromos): Via call gade to sums privility is lived. Via call gade to diffuent privility iteral, no surameters Via call gade to diffuent privility iteral. A puturmeters Via TSS Via LLS	י אדו אשוני. על דו אשוני. י	·			8,9,11,12,16 8,9,11,12,16 8,9,11,12,18 8,9,11,12,18 8,9,11,12,18
JMP = Ucconditional jump: Shorviong	1 1 0 1 0 1 1 0 1 1 1	/+m	, , ,		5
Direct wittun segmen: Register/memory indirect wittun segment	1 1 1 1 1 1 1 1 m	7+m 7-a,11+a*	7 + m 7 • m,11 • m*	2	9.78 78
Direct intensegment	1 1 1 0 1 0 1 0 Suppression	11 + m	23 + Ji		11,1218
Probenet Mode Daty (Direct interregenet) Via cub pate to sume privilege level Via TSS Via tud gete	and); segment sufficient sufficie		등 값 bi * * = * * =		6,11,12,18 6,11,12,18 6,11,12,18
Indurect intersegment	1 1 1 1 1 1 1 mod 101 r/m (mod + 11)	15.m.	aj M	2	8,9,11,12,18
Protected Node Only (Icalined Internationent): Via cull Gate to same privilege level Via TSS Via task gate			西 (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)		8.9,11,12,18 8.9,11,12,18 8.9,11,12,18
	1 1000011	i i	11 + m	2	8,9,18
Writing seg addong immed to SP Intersegment	1 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1	5 1 • a	X :: •	,	8,9,18 8,9,18
ata to SP	1 10 0 1 0 1 0 data-low data-hgh	15 + m		~	8.9, 11, 12, 18
To different privilege level			55 + a		9,11,12,18
Shaded areas indicate instru	Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.				

Fig - 2.3 (c): Coding Template of the Instructions

1

				Real	Prejected	Bani	Protected
UNCTION +	FORMAT			, were Juistening Ministe	Virtual Address Mede	Address Mede	Virtual Address Hindo
WITHON TRANSFER (Continued):							
1/J2 - Jung ca agasi sara	01110100	disp)	7 + m ar 3	7 + m or 3	Ì	18
/JMGE - Jong on Incorect grader or equal	01111100	disp]	7+m or 3	7 + m or 3	i i	1
E/JMC - John on inst or combinet grader	0111110	disp]	7 # mor 3	7 + m or 3		18
ister v met terretel te gast – 3486.	01110010	disp]	7+mor3	7 + m or 3		18
2/JRA – Janyon taka ar againsi gina	0 1 1 1 0 1 1 0	disp		7+mor3	7 + m or 3		18
/ J ^{ang} = Jang an ganiyiganiyana	01111010	disp		7+mor3	7 + m or 3		18
- Jany as parton	01110000	disp		7+m.or3	7+mor3		18
- Junio an	01111000	disp		7 + m or 3	7+m or 3	· ·	18
E/2012 - Suring on and manafestal sur-	0 1 1 1 0 1 0 1	diso			7+mpr3		18
L/JOE - John of An Instanting And	01111101	¢sp		7 + m or 3			18
LEVIA – Jame or na vez es a maximum		diso		1	7+mor3		18
NUME - tong or no taitoration at spail		disa		7+m or 3	7+mar3		18
NC/AA - Januar na kalaning maakalaan		disp		7+mor3	7+mai3		18
7/JPC - Jamper ng paraté	0111011	disp		7+mor3	7+mor3	ļ	18
noftwarjen na patel - 0	01110001	disp	-	7+mor3	7+mgr3	}	58
S - Jarry constitute	01111001	disa		7 + m or 3	7+mor3	ļ	18
07 = Log Cime	11100010	0-sp 6-sp					14
0724.00PE - Las via anagal	11100001			8+m or 4	8 + m or 4		18
OFFICIAL COPIE = Log and not proceed		disp		8+m or 4	8 + m or 4		1
		qiaq		8 + m or 4	8 + m or 4		11
12 - 19 a (1 an	11100011	disp		£l≁m or 4	8+mor4		14
							10 10 10 10
- Marajt	[· ·				
n sbacifiad n 3	1 1001101	Type		23 + m		2,7,8	
n a 19 - Internet on overflow	1 1001100			23 + m		2,7,8	
na = Insurrupt on overslow Wested Media Caly;	13001110			21-an1 (ife	រៀ <i>វី ហ្វេ</i>	2,6,8	
As internupt or trap gate to same pro	viege lavel				40 + m		7.8.11.12
falvinterrupt of biop gate to fit conteres Na Task Gate	nt presinge level				78+m 112+a		7,8,11,12,
T = kilacrupi retura	11001111		`	17+m	31 + m	2.4	6,9,11,12,15,
Hectori Mode Daly:						ł	
o different privilege level o different task (N7 = 1)				•	55.+m 199+∎		NUL11,12,15, 4,9,17,12,11
				L		3.5 T A) and the

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.

INSTRUCTION SET SUMMARY (Continued)

FUNCTION	FORMAT	Clock Cycles	Comments
PROCESSOR CONTROL			1
CLC + Great carry	1:11,00	2	
CHC - Complement same	11110101	-	1
STC + Set carry	[11111001]	1	1.
CLO + Clear & rection	[11]1100		
STO - Set division	[1]]		
CLI - Clear chierrupt	[1 1 1 1 0 1 0]	2	1
STI + Set exercupt	[1 1 1 1 9 1 1	2	
HLT - Ha'a	11110100		
WAIT - Mar	1 0011011	6	if lest = 0
COC4 - Busliock prefix	1 1 1 1 0 0 3 0	2	0.1622 = 0
TSC - Processor Entension Escape	[0 0 1) T 3 T] med [[] / m		
	STTTLEL are opcode to processor extension	6	

Shaded areas indicate instructions not available in IAPX-86, 88 microsystems

Footnotes

The effective Address (EA) of the memory operand is computed according to the mod and r/m fields:

if mod = 11 then r/m is treated as a REG field if mod = 00 then DISP = 0°, disp-low and disp-high are absent

if mod = 01 then DISP ≈ disp-low sign-extended to 16-bits, disp-high is absent if mod = 10 then DISP = disp-high; disp-low

if t/m = 000 then EA = (BX) + (SI) + DISP if t/m = 001 then EA = (BX) + (DI) + DISP if t/m = 010 then EA = (BP) + (SI) + DISP if t/m = 011 then EA = (BP) + (DI) + DISP if t/m = 100 then EA = (SI) + DISP if t/m = 110 then EA = (BP) + DISP if t/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low,

SEGMENT OVERRIDE PREFIX

001 reg 110

reg is assigned according to the following:

reg	Segment Register
00	ES
01	CS
10	SS
11	DS

REG is assigned according to the following table:

16-Bit (w = 1)	6-Bit (w = 0)
000 AX	000 AL
001 CX	001 CL
010 DX	010 DL
011 BX	011 BL
100 SP	100 AH
101 BP	101 CH
110 SI	110 DH
111 DI	111 BH

The physical addresses of ell operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

3

3

OPERATING PROCEDURES

۴

e:\&6mm.ii\02doc

يتخت ري

This chapter briefly describes the purpose of the trainer. The board layout is given to identify the physical locations of various components. The part list is also provided in terms of 'Commercial Type Number.'. The names of the signals at various pins of the edge connectors are also described. The detailed operating procedures of the trainer are described along with examples.

3.1 Purpose and the Component Layout

The 8086 trainer can be used to verify the functionality of a control program of any complexity level. The trainer also privides the facility of debugging a faulty program. The trainer has a hex key-pad to enter program/data codes. There are also command keys to instruct the trainer for executing an user program. Figure - 3.1 shows the 'Component Layout' diagram of the trainer.




Fig - 3.1 : The Component Layout of the 8086 Trainer

3.2 Cmponents Description

Circuit	Description	Туре	Quantity
U1	EPROM	2716	1
U2 .	Microprocesso	r 8086	1
U3 - U5	Data Latch	74LS373	3
U6 - U7	EPROM	27256	2
U8 - U9	RAM	62256	2
U10	Controller	8279	1
U11	Data Buffer	74LS244	1
U12 - U14	Decoder	74LS138	3
U15	Clock Chip	8284	1
U16 - U24	7-Seg Display	Common Cath	9
C1 - C15	AC Capacitor	.1uF/63V	15
C16	DC capacitor	100uF/16V	1
R1 - R2	Resistor	1/4w, 5k	2
RN1 - RN2	Resistor Net	8x4k7	2
RN3	Resistor Net	8x560	1
YI	Crystal	6.144 Mhz	1
LED0 - LED7	Light Emit	Normal	8
J01	Connector	Dual - 16 pin	1
J02	Connector	Dual - 22 pin	1
J03	Connector	+5V Conn.	1
J04	Connector	Dual - 21 pin	1
J05	Connector	Dual - 8 pin	1
J06	Connector	Dual - 7 pin	1
J07	Connector	Dual - 8 pin	1
J0 8	Connector	Dual - 5 pin	1
-	Bread Board	5''x2.5''	1
-	Keys	ON/OFF	18

22

3.3 Signal	Signatures			
Connector	Input/Output		Signal	Remarks/Circuit
J01- 01In/Out		+5V	Ŷ.	
J01 - 02In/Out		+0V		-
J01 - 03Out		A19		Unbuffered Address Line A19
J01 - 04Out		A18		" A18
J01 - 05Out		A17		" A17
J01 - 06Out		A16		" A16
J01 - 07Out		A15		" A15
J01 - 08Out		A14		" A14
J01 - 09Out		A13		" A13
J01 - 10Out		A12		" A12
J01 - 11Out		M-IO/		Unbuffered Control Line
J01 - 12Out		BHE/		"
J01 - 13Out		CS7/		Decoded Space (Even Port: 3000-3FFF)
J01 - 14Out		CS6/		Decoded Space (Even Port: 2000-2FFF) Decoded Space (Even Port: 2000-2FFF)
J01 - 15Out		CS5/		•
J01 - 16Out	· .			Decoded Space (Even Port: 1000-1FFF)
J01 - 100at		ALE		Unbuffered Control Line
J02 - 01In		HOLD		CPU Control
J02 - 02Out		HLDA		Control
J02 - 031n/Out		AD15	·	Composite A15 & D15
J02 - 041n/Out		AD14		Composite A14 & D14
J02 - 05In/Out		AD14		Composite A13 & D13
J02 - 06In/Out		AD12		Composite A12 & D12
J02 - 07In/Out		AD11		Composite A11 & D11
J02 - 08In/Out		AD10		Composite A10 & D10
J02 - 09In/Out		AD10		Composite A09 & D09
J02 - 10In/Out		AD09		Composite A08 & D09
J02 - 11In/Out		AD07		Composite A07 & D07
J02 - 12In/Out		AD06		Composite A06 & D06
J02 - 13In/Out		AD05		Composite A05 & D05
J02 - 14In/Out		AD03		Composite A03 & D03
J02 - 15In/Out		AD03		Composite A03 & D03
J02 - 16In/Out	-	AD02		Composite A02 & D02
J02 - 17In/Out		AD01		composite A02 & D02
J02 - 18In/Out		AD00		Composite A01 & D01
J02 - 19In		NMI		External Interrupt to MPU
J02 - 20In		INT		External Interrupt to MPU
J02 - 21Out		OSC		TTL Clock = 6.144 MHz
J02 - 22Out		PCLK		
J02 - 220ut		FULK		TTL Clock, 1024 KHz
J03 - Centre	In		+5V	+5V Supply In
J03 - Outer	In		+0V	+0V Line
			- •	
J04 - 01In/Out		+5V		+5V Supply
J04 - 02In/Out		+0V		+0V Line
J04 - 03Out		DT - 🕅		Control Signal from MPU
J04 - 04Out		DEN/		Control Signal from MPU

23

¢

J04 - 05Out	INTA/	Control Signal from MPU
J04 - 06Out	A00	Unbuffered Address Line A00
J04 - 07Out	A01	·' A01
J04 - 08Out	A'02	·' A02
J04 - 09Out	A03	·' A03
J04 - 10Out	A04	·' A04
J04 - 11Out	A05	·' A05
J04 - 12Out	A06	" A06
J04 - 13Out	A07	"' A07
J04 - 14Out	A08	·' A08
J04 - 15Out	A09	·' A09
J04 - 16Out	A10	·' A10
J04 - 17Out	A11	·' All
J04 - 18Out	WR/	Write Control Signal from MPU
J04 - 19Out	RD/	Read Control Signal from MPU
J04 - 20In	RD/ RDY	•
J04 - 21Out		Control Signal to 8284 = U15
J04 - 21Out	IRQ	Interrupt Signal from 8279 =U10
J05 - 01In	D07	Data Monitoring
J05 - 021n	D06	Data Monitoring
J05 - 031n	D05	Data Monitoring
J05 - 04In	D04	••
J05 - 05In	D03	٤,
J05 - 061n	D02	٤,
J05 - 07In	D01	٠,
J05 - 08In	D00	٠,
	200	
J06 - 01Out	C09	To Enable 8279's Digit - 09
J06 - 02Out	C10	" Digit - 10
J06 - 03Out	C11	'' Digit - 11
J06 - 04Out	C12	'' Digit - 12
J06 - 05Out	C13	'' Digit - 13
J06 - 06Out	C14	'' Digit - 14
J06 - 07Out	C15	'' Digit - 15
		5
J07 - 01Out	a .	8279's multiplexed segment - a
J07 - 02Out	b	ʻ' - b
J07 - 03Out	c .	••• - C
J07 - 04Out	d	· · · - d
J07 - 05Out	е	·' - e
J07 - 06Out	f	"' – f
J07 - 07Out	g	۰٬ – g
J07 - 08Out	dp	" - dp
J08 - 01Out	S3	Status Signal from MPU
J08 - 02Out	S4	٤,
J08 - 03Out	S5	د ٢
J08 - 04Out	S6	• ?
J08 - 05Out	S7	٤,

24

)

3.4 Keyboard Mnemonics and Meaning

The 8086 trainer has a hex key pad consisting of 18 keys. All the keys are of double functions. Figure - 3.4 shows the pictorial view of the keyboard template.




Fig - 3.4 : Keyboard Template

RST/ : (Reset and Start) - a hardware command to the CPU to start from the cold state.

E/EXA : E - data value in hex

EXA (EXAmination) - command to examine/edit memory contents.

A/AUT : A - data value A in hex

A (AUTo increment) - command to enter data into memory on auto incrementing the add-ress field.

D/DOP : D - a data value D in hex. DOP (DO a Program) - command to the CPU to execute an user's program.

5/PC : 5 - a data value 5 in hex

PC (Program Counter) - command to enter the starting address of the 1st instruction of an user's program to be single stepped. Also works as a home key to bring the display to show the address of the instruction to be single stepped when the display isn't showing so.

8/EXB : 8 - a data value 8 in hex.

EXB (EXamination Byte data) - command to examine/edit the content of only one memory location - one byte.

7/EXW: 7 - a data value in hex.

EXW (Examination Word-data) - command to examine/edit the contents of two consecutive memory locations.

F/FRW: F - a data value in hex.

FRW (FoRWard) - a command to examine the content of the next memory location or of the next Register or Port.

- B/BKW : B a data value B in hex. BKW (BacKWard) - command to examine the content of the previous memory location or Register or Port.
- C/CHG : C a data value in hex. CHG (CHanGe) - command to alter the contents of memory location or Register or Port.

0/PRT : 0 - a data value in hex. PRT (PoRT) - command to examine the content of a Port location (yet to be implemented).

- 9/FLR : 9 a data value 9 in hex. FLR (Flag Register) - command to examine the content of the flag register in hex.
- 6/FB : 6 a data value in hex. FB (Flag Bit) - command to examine the content of the flag register in bit form.
- 4/CS : 4 a data value 4 in hex. CS (Code Segment) - command to examine the content of the code segment register.
- 1/IP : 1 a data value 1 in hex.
 IP (Instruction Pointer) command to examine the content of the Instruction Pointer.
 Please use FRW key to examine the contents of the registers DI,SI,SP,BP.
- 2/AX : 2 a data value 2 in hex.
 AX command to examine the content of register AX. FRW key should be used to examine the contents of BX,CX,DX registers.

3/AL : 3 - a data value 3 in hex.
 AL - command to examine the content of register AL. FRW key should be used to examine the contents of registers AH, BL, BH, CL, CH, DL, DH.

BKS/S-S : BKS (BacKSpace) - command to correct typing mistakes. S-S (Single Step) - command to execute one instruction at a time.

3.5 Program Codes/Data Loading into Memory

Byte Data Entry/Change with Manual Increment of the Address Filed Sample Program:

(When executed, this program will display the message dO)

00500 -	B0 D0	: mov	al,D0h
00502 -	88 47 4E	: mov	BYTE PTR [bx+4Eh],al
00505 -	9A 7C F4 00 F0	D: call	SUR#8 (F000:F47C)
0050A -	C7 47 44 00 00	: mov	WORD PTR [bx+44h],0000h
0050F -	C7 47 46 00 00	: mov	WORD PTR [bx+46h],0000h
00514 -	C7 47 48 00 00	: mov	WORD PTR [bx+48h],0000h
00519 -	C7 47 4A 00 00): mov	WORD PTR [bx+4Ah],0000h
0051E -	9A B6 FF 00 F	D: call	SUR#3 (F000:FFB6)
00523 -	EA 23 05 00 00) : jmp	0000:0523
00509 -			

Procedures of Loading the Codes into memory

Step	Action	Display	Remarks
· 01.	press RST/	8086 CPU	the trainer is ready
02.	press EXA	Ad	the address field is opened
03.	press 0,0,5	0 0 5 Ad	the data is getting entered
04.	press 4	0054_Ad	wrong digit entry
05.	press BKS	0 0 5 Ad	corrects typing mistake at address field
06.	press 0,0	0 0 5 0 0 Ad	20-bit address is entered
07.	press EXB	0 0 5 0 0 X X	X X indicates random value
08.	press CHG	00500	data field is opened to enter new value
09.	press 6	005006	wrong digit entry
10.	press BKS	00500_	corrects typing mistake at the data field
11.	press D,0	0 0 5 0 0 d 0	data byte is entered
12.	press FRW	0 0 5 0 1 X X	next memory location
13.	press BKW	0 0 5 0 0 d 0	previous memory location & content
14	proof EDW CHC	and finish antoning the re-	najnina data kutaa

14. press FRW,CHG and finish entering the remaining data bytes.

Word Data Entry/Change with manual Increment of the Address Field

Procedures for loading the program/data codes of the sample program of Section-3.5 og this page.

Step	Action	Display	Remarks
01.	press RST	8086 C P U	the trainer is ready
02.	press EXA	Ad	address field is opened
03.	press 0,0,5,0,0	0 0 5 0 0 Ad	20-bit address is entered
04.	press EXW	0 0 5 0 0 X X X X	16-bit random value of two locations.
05.	press CHG	00500 data i	is opened to receive new data
06.	press B,0,d,0	00500Bd00	16-bit data is entered
07.	press FRW	0 0 5 0 2 X X X X	next word location
08	press CHG FRW and	finish entering the rema	ining data

08. press CHG, FRW and finish entering the remaining data.

Byte Data Entry with Auto Increment of the Address Filed

Procedures to load the codes of the sample program of Section - 3.5 of page-27

Step	Action	Display	Remarks
01.	press RST/	8086CPU	the trainer is ready
02.	press AUT	Ad	address field is opened
03.	press 0.0.5.0.0	00500	data field is opened without CHG
04.	press B	005006	1 digit is entered
05.	press 0	00501	data entry done = updated and the next
			memory location is automatically

opened.

06. finish entering the remaining data.

3.6 **Program Execution**

It is assumed that the user has finished entering the data/code bytes of the sample program of Section-3.5 into the trainer. Now, to execute the program one has to enter the starting address of the program which is $0\ 0\ 5\ 0\ 0$.

Procedures:

Step	Action	Display	Remarks
01.	press RST/	8086 C P U	the trainer is ready
02.	press DOP	d o	address field is opened
03.	press 0,0,5,0,0	run	program is running

Note that the message 'r u n' may not be visible due to the very little execution time of the program. If you want to see the static message 'r u n', please terminate the program into a loop.

3.7 Program Debugging/Single Stepping

The procedures outlined below will show the ways of executing one instruction at a time. After the instruction has executed, the user may examine the registers and the port contents or the memory contents to check the correctness of the instruction.

Say, we wish to single step the sample program of Section- 3.5 at page-27.

Step	Action	Display	Remarks
01.	press RST/	8086 C P U	the trainer is ready
02.	press PC	PC	enter address of the 1st instruction
03.	press 0,0,5,0 0	00500b0	display shows 1st instruction to be executed.
04.	press S/S	0050288	2nd instruction ready for execution
05.	and so on		

JS. and so on.....

Now, examine/change memory contents if required using the FRW,BKW and CHG commands. It is always recommended to press the PC key to bring the display to home position to show the starting address of the instruction that is to be executed.

Exam/Edit AX, BX, CX, Dx Registers

It is recommended to bring the trainer into single stepping mode using the procedures of Section-3.7 of page-28. CHG,FRW,BKS commands are valid. Now, do as follows:-

Step	Action	Display	Remarks
01.	press AX	AXXXXX	shows AX's content
02.	press CHG	A X	enter new value
03.	press 1,2,3,4	A X 1 2 3 4	new value for AX register is updated
04.	press FRW	BXXXXX	BX register's content
05.	press CHG	BX X X X X	can't and shouldn't be changed Why?
	T. 1 I I	DV	

It is because the BX register is used as a pointer by the operating system while implementing the various routines of the Single Stepping mechanism. If the value of bxregister is changed, the Single Step routine will not work at all. And even the CPU might crash. Try to change..!

- 06. use FRW key to check and edit the remaining registers.
- 07. at the end of the register exam/edit, please press the PC key.

Exam/Edit AL,AH,BL,BH,CL,CH,DL,DH Registers

The procedures are similar to examing/editing AX,BX,CX,DX registers. WE will notice that the contents of BL,BH are not changeable. FRW,BKS and CHG commands are active.

Exam/Edit CS, DS, ES and SS Registers

Similar procedures as above. There is no provision to change the contents of these registers. FRW command is active.

Exam/Edit IP, DI, SI, SP and BP Contents

Similar procedures as described for other registers. However, the content of SP register can not be changed. FRW,CHG and BKS commands are active.

Examing Flag Register

To examine flag register contents in hex form, please press FLR key. To examine the content in bit form, please press FB key. The contents can not be changed.

Exam/Edit Port Contents

To be implemented in future. Please see section 5.4.10.

3.8 Example Programs

A: Adding two unsigned 8-bit hex numbers.

Entering and Executing the following program at location 05010h will give the above output. The data values are to be deposited at the indicated memory locations using the EXA command. The result will be displayed at D2D1 positions of the display window of the trainer.

05006 - 23 05007 - 75			; 1st data byte ; 2nd data byte
05008 - 98			; expected result after addition
;Program Codes:			
05010 - BB 00 50	: mov	bx, 5000h	; initialize local pointer
05013 - B8 00 00	: mov	ax,0000h	; data to set DS=0000h
05016 - 8E D8	: mov	ds,ax	; DS=0000h
05018 - 8B 47 06	: mov	ax, [bx + 06h]	; getting the data from memory, ax = 7523h
0501B - 02 C4	: add	al,ah	; adding two numbers, al=result
0501D - 88 47 08	: mov	BYTE PTR [bx + 08h], al	; result is stored temporarily at 05008h
outputting result in the	display		
05020 - BB 00 04	: mov	bx,0400h	; getting back the value of bx
05023 - 88 47 4E	: mov	[bx+4Eh],al	; putting the result in T2
05026 - 9A 7C F4 00 F0	: call	SUR#8	; xferring T2 into T1
0502B - C7 47 44 00 00	: mov	WORD PTR [bx+44h],0000h	; blanking D4D3
05030 - C7 47 46 00 00	: mov	WORD PTR [bx+46h],0000h	; blanking at D6D5
05035 - C7 47 48 00 00	: mov	WORD PTR [bx+48h],0000h	; blanking at D8D7

B: Expanding the display of the trainer

0503A - C7 47 4A 00 00 : mov

0503F - 9A B6 FF 00 F0 : call

05044 - EA 44 50 00 00 : jmp

The 8279 chip of the trainer has been initialized to handle 16 display devices. There are only 11 display devices installed in the trainer. This example (Fig - 3.8) shows the technigue of adding extra display devices (maximum 4) without the need of 'additional electronics like, display controller, decoder and etc.) devices

; blanking at D9

; loop here

; xferring T1 into 8279

01. Let us build the circuit as per Fig-3.8 on the breadboard using hook up wires.

SUR#3

F000:5044



WORD PTR [bx+4Ah],0000h

Fig - 3.8 : Installing Additional 7-segment Digit with the Trainer Display

02. Enter and execute the following program.

03. The character 'A' should be seen on the display of the breadboard.

Pr	ogram Codes:			
07	000 - BA 02 00	: mov	dx,0002h	; pointing at the control register of the 8279
07	003 - B0 8A	: mov	al,8A	; data for the position of the new display
07	005 - EE	: out	dx,al	; position is set
07	006 - BA 00 00	: mov	dx,0000h	; point at the data register of the 8279
07	009 - B0 77	: mov	al,77h	; data for character 'A'
07	00B - EE	: out	dx,al	; character is sent
07	00C - EA 0C 70 00 00	: jmp	0000:700C	; loop

C: Demonstration of a Recursive Procedure by calculating the factorial of a number (upto 5 decimal).

The result of the factorial will be in hex. The value will be displayed at positions D2D1 of the trainer. The remaining digit positions of the display window will remain blank.

;Data Value

- ----

(00475)(00474) = xxxx (upto 0005) is to be enterted first by the user

;Execution starts

01692 - 81 C4 06 00

01696 - CB

Ξ;

: add

: ret

sp,0006h

01600 - BC FE FF	: mov	sp,0FFFEh	known TOP of STACK, good programming;	
01603 - BB 00 04	: mov	bx,0400h	;bx will work as a pointe	
01606 - 90 90 90	: nops		. 2	
01609 - 81 EC 04 00	: sub	sp,0004h	;keeping four RAM locations to hold X!	
060F - 8B 47 74	mov	ax,[bx+74h]	;number is loaded to ax register	
0612 - 50	: push	ax	; 1st factor X is saved onto stack	
0613 - 9A 66 16 00 00	: call	#FACTO (0000:1660)	; get next factor if there is any	
0618 - the fcatorial of the contents of memory locations (00475)(00474) is at memory locations (0FFFD				

0FFFA). Get the results from these locations and dsplay it at D4-D1 positions of the MicroTalk-8086 trainer. D9-D5 positions will remain balnk.

			,	
01618 - BB 00 0	4 : r	mov	bx,0400h	- ;
0161B - BD FA	FF :r	mov	bp,0FFFAh	
0161E - 90 90	: 1	nops		
01620 - 8B 46 00	ı: (mov	ax,[bp+00h]	; get X! from (0FFFB)(0FFFA) into ax
01623 - 89 47 4E	E : 1	mov	WORD PTR [bx+4E],ax	; put nto T3 of the reserved RAM
01626 - 8B 46 02	2 : 1	mov	ax,[bp+02h]	; get X! from (0FFFD)(0FFFC)
01629 - 89 47 4F	·	mov	WORD PTR [bx+4Fh],ax	
0162C - 9A 7C F	54 00 F0 :c	call	SUR#8(F000:F47C)	;to convert packed hex to cc-codes
01631 - C7 47 44	1 00 00 : r	mov	WORD PTR [bx+44h],0000h	; blanking D4D3
01636 - C7 47 46	5 00 00 i : r	mov	WORD PTR [bx+46h],0000h	;blanking D6D5
0163B - C7 47 4	8 00 00 🔅 i	mov	WORD PTR [bx+48h],0000h	;blanking D8D7
01640 - C7 47 4/	A 00 00 : r	mov	WORD PTR [bx+4Ah],0000h ·	;blanking D9
01645 - 9A B6 F	F 00 F0 : d	call	SUR #3(F000:FFB6)	;to transfer cc-code to 8279 Of the trainer
0164A - EA 4A	16 00 00 🚲 j	jmp	#HERE (0000:164A)	;loop
#FACTO Subro	utine			
01660 - 8B EC	:	mov	bp,sp	;programmer can not use sp as a pointer
01662 - 8B 46 04	4 : r	mov	ax,[bp+04h]	; get the number X
01665 - 3D 01 0)· :(cmp	ax,0001h	; check if X=1
01668 - 75 0F	: j	jne	#DETER (0000:1679)	;X>1, determine (X-1)
0166A - C7 46 0	60100 :r	mov	{bp+06h],0001h	; X=1, X!=1
0166F - C7 46 0	8 00 00 : 1	mov	[bp+08h],0000h	· ·
01674 - EA 96 1	6 00 F0 🛛 : j	jmp	#EXIT (0000:1696)	; factorial process is end.
#DETER				
01679 - 81 EC 0		sub	sp,0004h	
0167D - 48	: 0	dec	ax	
0167E - 50	-	push	ax	
0167F - 9A 60 1	6 00 00` : 0	call	#FACTO (0000:1660)	
01684 - 8B Ec	: 1	mov	bp,sp	
01686 - 8B 46 02	2 ·· :r	mov	ax,[bp+02h]	
01689 - F7 66 0A	A : 1	mul	WORD PTR [bp+0Ah]	
0168C - 89 46 00	C :I	mov	[bp+0Ch],ax	
0168F - 89 46 0E	I: E	mov	[bp+0Eh],ax	
01/02 01/04/04	· ^^		an 000/L	

.

31

HARDWARE DESIGN

4

This section briefly describes the art of drawing the block diagram of a microcomputer system and also the procedure of reading it to retrive the design infromation.

4.1 Hardware Block Diagram

A hardware block diagram, when properly drawn contains almost all information regarding the system design. The block diagram for the 8086 trainer is given in Figure-4.1.

The study of the block diagram starts from the microprocessor. The microprocessor unit (or the module) can be detected as the one from which the address bus has originated. According to this formula, the module M7 is the microprocessor (MPU or CPU). This is Intel's high performance 8086 microprocessor.

The next step is to find the memoy devices laying around the CPU and classify them as memory or ports. The devices which are connected with the CPU by the Address,Data and Control busses are the memory/port devices and these are M0,M1,M2,M3 and M4. Obviously, M0-M3 are memory devices. M4 is a port memory because it is connected with users devices like keyboard and display. However, a port memory like M4 can also be called a standard memory if it is accessed by 20-bit physical address.

The memory/port decoder is the module M5 because the chip select lines (CS0/ - CS4/) of all the memory devices are connected to the outputs of this module. The diagram also indicates that the decoder module has been implemented using a 2716 EPROM (for details refet to Section-4.3).

Modules M2 and M3 are the ROMs because they have accepted only the RD/ signals from the control bus. M2 is connected with lower data bytes (D7-D0) and M3 is connected with the upper data byte (D15-D8). M0 and M1 are RAMs due to their connectivity with the RD/ and WR/ signals. M0 is communicating with the D7-D0 lines and M1 is doing with D15-D8 lines.

What is the function of the module M6?

The memory devices are connected to the CPU address bus via the output lines of module M6. The CPU shares common wires for the lower 16 address lines (A15-A00) with the 16-bit data lines (D15-D00). The module M6 separates the address information from the composite AD15-AD00 signals. It also separates the A19-A16 bits from the status signals S3-S6. This signal separation is done at the active high level of the ALE signal.. The BHE/ signal also gets separated from the status signal S7.


Function of M12

The heart-bit of the CPU is the clock signal that is generated by the module M12, utilizing an IC of type 8284. The frequency of the clock signal is equal to the 1/3rd of the crystal frequency connected to the 8284. The reset signal is also conditioned by the 8284.

Keyboard and Display:

A 18-key hexadecimal keypad is interfaced to the CPU via M4, which is designed by using an 8279. Three of the scan lines of the 8279 are decoded by the module M9 to generate walking 1's signals over the column lines of the keyboard. The rows of the key pad are connected to the 8279. The scan code generated by each pressed-down key is a function of its position in the matrix.

The display unit is of multiplexed type, 9-digit common cathode type. Scan lines are provided by M8 after decoding S3-S0 lines. The users' data bits are available at B7-B0 lines of the 8279.





33

1. ...

4.2 CPU Subsystem

Let us now refer to diagram of the CPU subsystem in Figure-4.2.

U2 is the Microprocessor Unit and is configured to work in its minimum mode having a jumper between the MN-MX/ pin and +5V. This mode does not allow a 2nd co-processor such as 8087 (please see Appendix-B) math co-processor to work in parallel with the main processor.

U15 is the clock generator. It generates a clock frequency of 1/3rd of the crystal frequency. The duty cycle is 33%. The reason for choosing a 6.144mhz crystal is to derive an auxiliary clock suitable for serial interface (refer to Section-6.9.2).

U3,U4 and U5 are the demultiplexers. U3 latches at its outputs the signals A16-A19 and BHE/ from the composite signals A16/S3 - A19/S6 and BHE/-S7. U4 and U5 are for A0-A7 and A8-A15 signals respectively. The signals are latched at the respective outputs by ALE signal asserted by the CPU at the beginning of the machine cycle [please see Figure-2.1(d)] for the timing diagram).


Read/write lines are terminated by pull up resistors to meet the timing specifications prescribed by Intel. INTA/ signal being an open collector signal must also have a pull up termination.

Pull down resistor network RN1 ensures that the corresponding signal pin remains very close to the ground potential when there is no active signal at the input.

NMI, INTR are the two interrupt input lines of the 8086 CPU. HOLD and HLDA are the DMA control lines. TEST/ input is used when there is a co-processor in the system and the 8086 is working in its maximum mode.

There are two pins viz., pin-20 and pin-1 which are ground.. This is to distribute the ground path in order to reduce noise.

The address, data and control lines are available at the edge connectors for interfacing experiments. However, it is to be remembered that the bus lines of the 8086 can drive one TTL logic. Therefore, if there is a need to drive more loads, suitable buffers have to be used for the data, address and control lines. The DEN/ and DT-R/ lines may be used to activate the bi-directional data buffers like 74LS245 (refer to Section-2.1).





35

٠.

4.3 Memory/Port Decoding Subsystem

Reference is made to circuit diagram in Figure-4.3 to study the following:-

The design requirement demands that:-

- 01. For all the EVEN addresses ranging from 00000,00002,...,0FFFC,0FFFE; the pin-9 output of the decoder should go low. The other 7-outputs of the decoder must remain high. This is the way how a decoder circuit helps the CPU to accomplish a conflict free sequential read/write operations with all the available memory/port chips in the system.
- 02. The same reasoning is applicable for the other memory/port devices while conducting byte oriented operations.
- 03. To accomplish word oriented operation starting from an EVEN address (00000,0002,...,0FFFE), the outputs of pin-9 and pin-10 of the decoder must remain low simultaneously so that both the U9 and U8 memory chips get selected at the same time. The other outputs of the decoder should remain high.
- 04. The same reasoning is applicable for the other memory/port devices while conducting word oriented operations.

Design Parameters Tabulation:

Memory	Devices
Tricinol y	DUTICUS

۱C	Туре	Capacity RAM/EF	PROM Bank	Space Allocated	Selected By
U9	62256	32 KBytesRAM	EVEN	00000,00002,,0FFFC,0FFFE	U1-9
U8	62256	32 KBytes RAM	ODD	00001,00003,,0FFFD,0FFFF	U1-10
U7	27256	32 KBytes EPROM	EVEN	F0000,F0002,,FFFFC,FFFFE	UI-11
U6	27256	32 KBytes EPROM	ODD	F0001,F0003,,FFFFD,FFFFF	U1-13

Port Devices:

IC	Туре	Capacity	RAM/EPROM Ban	k Space Allocated	Selected By
U10	8279 2 By	/tes	- EVEN	0000,0002,,0FFC,0FFE	U1-14
		32 KBytes	- EVEN	1000,1002,,1FFC,1FFE	U1-15
		32 KBytes	EVEN	2000,2002,,2FFC,2FFE	U1-16
		32 KBytes	EVEN	3000,3002,,3FFC,3FFE	UI-17

The decoder is designed using an EPROM of the type 2716 to implement the above requirements. The explanation of the decoder Truth Table as indicated in Fig-4.3 is given below.

	ented in Fig the to Brieff determ.		
Asserted Memory Address	Locations of the 2716 EPROM	Data Fused	Active Low Output
00000,00002,,0FFFC,0FFFE	006,00E,016,01E,,076,07E	1111 1110 = FE	D0 (Pin-9)
00001,00003,,0FFFD,0FFFF	005,00D,015,01D,,075,07D	1111 1101 = FD	D1 (Pin-10)
00000-00001,,0FFFE-0FFFF	004,00C,014,01C,,074,07C	1111 1100 = FC	D0,D1 (Pin-9,10)
F0000,F0002,,FFFFC,FFFFE	786,78E,796,79E,,7F6,7FE	11111011 = FB	D2 (Pin-11)
F0001,F0003,,FFFFD,FFFFF	785,78D,795,79D,,7F5,7FD	1111 0111 = F7D3	(Pin-13)
F0000-F0001,,FFFFE-FFFFF	784,78C,794,79C,,7F4,7FC	$1111\ 0011 = F3\ D2$,D3(Pin-11,13)
Asserted Port Address	Leasting of the 2716 EDBONG		
	Locations of the 2716 EPROM	Data Fused	Active Low Output
0000,0002,,0FFC,0FFE	002	1110 1111 = EF	D4 (Pin-14)
1000,1002,,1FFC,1FFE	00A	1101 1111 = DF	D5 (Pin-15)
2000,2002,,2FFC,2FFE	012	1011 1111 = BF	D6 (Pin-16)
3000,3002,,3FFC,3FFE	01A	0111 1111 = 7FD7	(Pin-17)

Advantage of ROM Based Decoder:

- 01. Saves many discrete lcs and their interconnection. Hence, a reliable circuit.
- 02. It is dynamic in the sense that new decoded output lines can be derived without changing the component. Just fusing new data in the ROM locations will yield new decoded lines.




Fig - 4.3 : Memory/Port Decoding Subsystem Schematic

.

ω 7

4.4 Memory Subsystem

Let us refer to circuit diagram of Figure-4.4. In 8086 system, the memories are arranged as EVEN and ODD banks. Sometimes the EVEN bank is termed as Lower bank and the ODD bank is termed as Upper bank. In this arrangement, the EVEN numbered locations are assigned to one memory chip and the ODD numbered locations are assigned to another memory chip. Given below a short table showing the RAMs and EPROMs used in the 8086 trainer.

Circuit	Туре	Capacity	Space Allocated		Decoding
U6	27256 - EPROM 32 Kby	tes F0001	- FFFFF : ODD	Fully	-
U7	27256 - EPROM 32 Kby	tes F0000	- FFFFE : EVEN	Fully	
U8 U9	62256 - RAM 62256 - RAM	32 Kbytes 32 Kbytes	00001 - FFFFF : ODD 00000 - 0FFFF : EVEN		Fully Fully

The location no. 0h of the U9 will be seen by the 8086 at system address 00000h, location no. 1h will be seen at system address 00002h. It has been made possible by adopting the following strategy. As opposed to the traditinal technique, the A0 line is not connected to the memorym instead, the A0 line has been used by the decoder (refer to Section-4.3) to realize such memory address allocation strategy. Similar argument holds good for the ODD numbered chip viz, U8 where the location 0h is seen at system address 00001h, and the location 1h is seen at system address 00003h.

Bank oriented arrangement allows reading/writing two bytes data in one machine cycle provided the data operation starts at EVEN address boundary. Thus, the memory reference instructions get executed in half of the time. For example:-

mov BYTE PTR [bx+45h],77h : C6 47 45 77, mov BYTE PTR [bx+44h], 5Eh : C6 47 44 5E instructions require two machine cycles to move data value 77h and 5Eh into two memory locations.

The above operations can be carried out by executing only one instruction like -

'mov [bx+44h], 775Eh : C7 47 44 5E 77.' Now. the CPU is taking only one machine cycle to move data value 77h and 5Eh into two memory locations. Now, the time taken by the CPU is half of the previous.

However, the word oriented operation starting at ODD address boundary will take two machine cycles but the total execution time will be less due to lesser number of instruction bytes. For example:-

mov [bx+45h], 1234h : C7 47 45 34 12. In this case, the data from [bx+45h] location will be read first and then from the [bx+46h] location.

Data read/write can be done on the EVEN or ODD bank only. The following examples may clarify some of the underlying concept.

mov	al, BYTE PTR [bx+24h]	: data from EVEN bank over D7-D0 lines \rightarrow al
mov	al, BYTE PTR [bx+25h]	: data from ODD bank over D15-D8 lines \rightarrow al
mov	ah, BYTE PTR [bx+34h]	: data from EVEN bank over D7-D0 lines \rightarrow ah
mov	ax, [bx+57h]	: data from ODD bank of location [bx+57h] over D15-D8 \rightarrow al
		data from EVEN bank of location [bx+58h] over D7-D0 \rightarrow ah

By default, the 8086 microprocessor does byte oriented operations as occurrs while booting up. However, the CPU possesses instruction for doing word oriented read/write operations.




Fig - 4.4 : Memory Subsystem Schematic

39

4.5 Keyboard/Display Subsystem

In a microcomputer application system, data entry and display are the two most important functions that a user desires. The keyboard and the display serve these purpose. Figure - 4.5 shows the schematic diagram of the keyboard/display subsystem of the 8086 trainer.

In the trainer presented in this thesis, the keyboard consists of 18 keys and is good enough to program the trainer in machine language. The display unit consists of nine 7-segment common cathode display devices. Five of them are for the 20-bit address and the remaining four for the 16-bit data.

The keyboard/display units have been interfaced with the 8086 CPU using 8279 controller. The internal ports of the U10-IC has been configured to work as a variable ports. The port addresses of the registers are:-

Register Name	Port Address	Mode of Operation
Data Register	0000h	read/write
Control Register	0002h	write only
Status Register	0002h	read only

Display Unit:

There are 16 display RAM locations inside the 8279. They are internally numbered as 0 to F i.e., 0000, 0001,.....,1111. The digits of the display window i.e., D9,,D1 correspond to RAM locations 0000,.....,1111, respectively. If one wishes to send 3 at D9 position of the display, then the code 4F (cc-code for 3) has to be written at RAM location 0000 of U10 and so on.

The contents of RAM locations 0 to F are sequentially dumped at B0-A3 of U10 and is in synchronism with the scan lines S0-S3. If the present data is, say 4F, and is coming from location 2(0010), then cc-terminal of D7 goes low. Other cc-terminals remain high. Thus, character 3 will appear at position D7 of the display window. The data multiplexing signals which determine where to display the present data, are generated by the U10 automatically and appear as S0-S3 scan lines. U13 is a 4-to-16 lines decoder.


Keyboard:

There are 18 keys in the key pad. The are labeled with some mnemonics whose meanings have been described at section-3.4.

The six row lines of the keyboard are connected to the six return lines of the 8279. These lines are internally terminated by pull-up resistors. Three column lines viz., Y0/-Y2/ have been derived from S0-S2 lines of the 8279 using U12 decoder. The bit pattern 01111111 rotates around the Y0/-Y7/ lines at 100khz rate and thus at a particular time, only one column line becomes 0. This type of keyboard is called a walking 0's keyboard.

When a key is closed, the corresponding return line at some time switches from logic-H to logic-L. This causes a unique 8-bit code depending on the position of the key. This is called SCAN CODE and gets stored in keyboard FIFO inside the 8279. At the same time, the 1st bit of the status register of the 8279 changes from 0 to 1 and IRQ line of the 8279 also goes high. When data is read from the FIFO, the status register gets cleared and the IRQ line drops to low.

With the help of the IRQ line, the key SCAN CODE may be read by the processor on interrupt basis. Or, the CPU can keep polling the status register of the 8279 and check for LSB=1.



Subsystem Schematic - 4.5 : Keyboard/Display

5

MONITOR PROGRAM DESIGN

5.1 What is a Monitor Program?

After powering up the 8086 trainer, we see the prompt message 8086 CPU in the display window. Now, we press the E/EXA key, the message _____A d appears in the display. How does the CPU know the meaning of the symbol 'E/EXA'? The answer to this question will lead us to define the meaning of a monitor program, its essential features and the design aspects.

Looking at the trainer board, we see that there are two EPROM chips. If these two chips are replaced by another two EPROMs of the same type but blank, the events cited in the top para will never occur. This indicates that the original two EPROMs contain 'Something' which has guided the CPU to output binary data into the display buffer corresponding to the message '_____ A d'. This 'Something' is a collection of complex data/code base consisting of many routines and subroutines used to interpret the meaning of the command EXA and takes action accordingly. The other name of this 'Something' is Monitor Program.

Now, we press the same key, the symbol E is outputted and the display looks like E_{--} Ad. This time, the meaning of the key has been changed. Again - how does the CPU correctly determine the meaning of a Key depending on the current context?

In fact, the CPU knows nothing. It is one of the most foolish semiconductor devices the human being has ever created. It has no sense of 'Good' or 'Bad'. It does exactly what it is instructed to do. It is the user who employs a microprocessor to do the job he is supposed to do.

The user knows the meaning of the key E/EXA. It is a command key if pressed after power up. The same key will work as a data key for the data value E if the display shows the message _____ Ad. The user has coded all these definitions into binary data and has fused in the said two EPROMs. Depending on the requirements of the user, the CPU uses one or more of these definitions to get the meaning of the external symbolic command like EXA or DOP.

The purpose of a microprocessor trainer is to allow understanding the working principles of the Instructions and the Addressing Modes of the 8086 CPU. It needs entering the binary codes of an instruction into RAM locations and execute them. So, the trainer's Monitor Program should allow a user to accomplish the following basic tasks:-

- 01. A request to the CPU to open the address field so that the user can input the 20-bit address of a RAM location for depositing the instruction codes.
- 02. A request to the CPU to move to the next RAM locations (i.e., Forwarding).
- 03. And finally a request to execute the instruction (i.e., Single Stepping).

The actual monitor program allows a user to accomplish many varieties of tasks . These may be :-

- 01. RAM location backwarding
- 02. Editing of the entered data
- 03. Correcting of the typing mistake (Backspace)
- 04. Execution of a large block of instructions (i.e., one complete program).
- 05. Examing and changing the registers contents.
- 06. Data/code entry with auto incrementing the address field.
- 07. Execution of one instruction at a time (Single Stepping).

The monitor program has to take various decisions while implementing a user request. This is done by maintaining a table of flags. These flags are the reserved RAM locations. Some RAM locations are also used as counters in order to keep track of the number of digits already or to be printed in the display window. These are reserved RAM locations and are shown in section 5.11.

The monitor program spends a considerable amount of time in the data conversion from one form to another. For example, the CPU gets the scan code 11 from E/EXA key closure. But to print E, the code 11 has to be converted to the 7-segment code corresponding to E which is 79. This conversion is being done using various look up tables and are shown in section 5.7. For carrying out EXA command, the scan code does not under go any conversion.

One of the desired characteristics of a monitor program is its ability to protect the reserved RAM space by insulating it from the users application codes. This is usually done by creating a software fence. The fence compares the users asserted address with the boundary addresses of the reserved RAM. If violation is detected, the users is forced to revert his initial condition. Some microprocessors like 80286, 80386 have built-in electronics to work as hard ware fence called fence registers. The data structure of the reserved RAM is a vital parameters for the monitor program to work. If this data table or its part goes corrupted, the computer system is bound to crash! Please see section 5.11 for reserved RAM space map.

In the case of the monitor program for the trainer introduced in this thesis, no such protection is employed. This has been done intentionally so as to allow a learner to manipulate the reserved RAM data and see that the system does crash. For example, after powering up the 8086 trainer, one can change the value of the memory location 00401 to 01h by executing the following codes and observe that the trainer is not working! A user may take the self assignment to develop the protection software routine or to design an electronics fence register to implement the monitor program codes isolation from that of the users codes.

06000 - mov	BYTE PTR [bx+01h],01h	: C6 47 01 01
06004 - jmp	8086 CPU	: EA 21 00 00 F0

The design and documentation of the monitor program of a trainer should be as simple as possible. This is to allow the users to follow easily the working logic of various routines. Since, in the case of a trainer, the speed is not a concern, the monitor program has been developed using ladder structure. Compact structure would impose great difficulties on the readers to read and understand the instructions.

In the following pages, attempts have been made to document the whole logic of the monitor program in the form of flow charts into eight summary pages. These are shown in Figures-5.1(a) to 5.1(h). Then the assembly and binary codes are provided task wise. Brief comments are also provided at the end of the most instructions.

The program discussed above is just the kernel part of the monitor program. A monitor program to be of users friendly or useful to the users must contain some utility/ready made routines and subroutines. These are in fact not the essential part of the monitor program. The monitor program of this trainer contain a good amount of routines and subroutines which can easily be linked with the application program of a user. For the listing of these routines and subroutines, please see section 5.5 and 5.6.

The above discussion reveals that the design and the implementation of a monitor program requires a good level of understanding of the total system as well patience. A learner needs much more patience to study this program to get something useful.

43

Υ.




Fig - 5.1 (a) : Monitor Program Flow Chart Summary - 1





Fig - 5.1 (b) : Monitor Program Flow Chart Summary - 2

)



FTg - 5.1 (c): Monitor Program Flow Chart Summary - 3




Fig - 5.1 (d): Monitor Program Flow Chart Summary - 4

47




Fig- 5.1 (e): Monitor Program Flow Chart Summary - 5





Fig - 5.1 (f): Monitor Program Flow Chart Summary - 6

SUMMARY - 7 CHG COMMAND BREAKDOWN Ref: Summary - 3

Fath c:\flow\681_5r86.cht



'CKG' cormand is active if the display shows memory/register/port contents.If this is the case, the programme (monitor programme) branches at BIABH and looks for the 'CKG' cormand.

If the 'CHG' command is detected, the programme looks at the display to see the type of information being displayed there (memory/register/port content). And accordingly, the CPU branches to various paths and implement the 'CHG' command to open the data fie;ld for digits entry.

Instruction Codes:

81FC - 80 7F 82 81 : :cmp BYTE PTR [bx+82h],81h ;check if display is XXXXX XX 8288 - 74 85 : :jz#FB08:8287 ;yes display is XXXXX XX 8282 - EA 68 64 60 F6 :jmp #F688:846 8287 - display is XXXXX XX and goto 86.82.03 for implementation 8466 - 80 7F 83 81 : cmp BYTE PTR [bx+83h],01h ;check if display XXXXX XXX 8464 - 74 85 : ;z#F808:846 8466 - EA B0 8E F6 : jmp #F808:868 8468 - goto section 86.82.03 8688 - 88 7F 15 81 : cmp BYTE PTR [bx+15h],81h ;check if display fpor GR-1 8684 - 74 85 : ;z#F808:868 8689 - 88 7F 15 81 : cmp BYTE PTR [bx+15h],81h ;check if display fpor GR-1 8684 - 74 85 : ;yes display is due to Gr-1 8684 - 74 85 : ;jmp #F808:868 8689 - 88 7F 15 81 : cmp BYTE PTR [bx+15h],81h ;check if display fpor GR-1 8684 - 74 85 : ;jmp #F808:868 8689 - 80 7F 15 81 : cmp BYTE PTR [bx+15h],81h ;check if display fpor GR-1 8684 - 74 85 : ;jmp #F808:868 8689 - 80 7F 15 81 : ;jmp #F808:868 8699 - 80 7F 15 81 : ;jmp #F808:868 8699 - 80 7F 15 81 : ;jmp #F808:868 8690 - 80 7F 15 81 : ;jmp #F808:868 8690 - 80 7F 15 81 : ;jmp #F808:868 8690 - 80 7F 15 81 : ;jmp #F808:868 8690 - 80 7F 15 81 : ;jmp #F808:868 8690 - 80 7F 15 81 : ;jmp #F808:868 8690 - 80 7F 15 81 : ;jmp #F808:868 8690 - 80 7F 15 81 : ;jmp #F808:878 8790 - 870 7F 15 81 : ;

Fig - 5.1 (g): Monitor Program Flow Chart Summary - 7




Fig - 5.1 (h) : Monitor Program Flow Chart Summary - 8

5.2 Implementing EXA, EXB/EXW, AUT, BKS and DOP Commands

5.2.1 Respond/Action for EXA Command.

EXA command allows an user to make a request to the CPU for entering progra/data codes into the trainer's RAM space. Upon detecting the EXA command, the CPU sets up some internal data structure so that the user can safely type 20-bit address of the desired RAM location.

Responding to EXA Command :Reference Figure - 5.1(a)

The logical 1st step of the user of the 8086 trainer is to enter program data/codes into memory locations. This is done by pressing the EXA key which is a request to the CPU to open the 20-bit address field. Now the user can enter the desired starting address of the memory locations. The CPU will show the current content. The user will enter the new data if needed by changing it with the CHG (Change) command. Data entry may be byte or word.

The user has pressed the EXA key. The CPU has got the scan code 11 from the keyboard FIFO of the 8279 controller. The code will be interpreted as a command key. And accordingly, the CPU has opened the address field showing the message '_____ Ad' in the display. The monitor program set f5=1(refer flow chart: Summary-1 and Level; Br_7) so that 20-bit address printing is possible following Br_5. f7 is also set to 01h. Printing position (PP) and counter-2(C2) are also initialized. Refer to reserved RAM space map and its description in section 5.11 for better understanding.

Instruction Codes: F000:00BC

00BC - 9A 8E FF 00 F0	: call	SUR#2 (F000:FF8E) ;	to display	Ad at addr field
00C1 - C6 47 05 01	: mov	BYTE PTR [bx+05h],01h;	$1 \to f5 (00405)$	
00C5 - C6 47 07 01	: mov	BYTE PTR [bx+07h],01h;	$1 \to f7 (00407)$	
00C9 - C6 47 40 05	: mov	BYTE PTR [bx+40h],05h;	$5 \rightarrow C2$ (digits to p	rint at Addr fld)
00CD - C7 47 4C 4A 04	: mov	[bx+4Ch],044Ah ;	1st digit printing at	D9 of display
00D2 - EA 51 00 00 F0	: jmp	KBP (Keyboard Polling) ;	now take digits from	n the keyboard.

The above codes have set that 5 hex-digits corresponding to 20-bit physical address of a memory location will be allowed to have printing at the address field of the display. The 1st digit will appear at the D9 position of the display. This D9 position is corresponds to the 0000:044A location of the reserved RAM space.

Action for EXA Command

Let us assume that the user has finished entering the 20-bit physical address of RAM location. Say, for example it is 06666. Now, what should happen? The logical answer is this that the CPU should show the content of this memory location. But, there is a question - the 8086 has 16-bit data bus, so it should show one byte data for the current entered memory location or two bytes data for the two consecutive memory locations? The user has to supply the answer to this question. So, at the end of 20-bit address entry, the monitor program should wait for the users command requesting Byte or Word entry (section 5.2.2).

Display became like _____ Ad in response to EXA command. 20-bit address printing is done. The display is XXXX Ad. Now the next step - EXB or EXW command. The CPU knows that the user wants to examine/edit a memory content. But, is it byte or word? Hence, the processor goes back to the keyboard to get the specific request from the user. The CPU sets the flag f6=1 to allow branching at Br_6 where EXB (Examination of byte data) or EXW (Examination of word data) request is sensed. f7,f5 are reset to 00s as the requirement for branching to the corresponding paths are not there.

Instruction Codes: Br 5.2.1.1

0120 - C6 47 07 00	: mov	BYTE PTR [bx+07h],00h	; f7 is reset
0124 - C6 47 05 00	: mov	BYTE PTR [bx+05h],00h	; f5 is reset
0128 - C6 47 06 01	: mov	BYTE PTR [bx+06h],01h	; f6 is set to 1
012C - C6 47 40 05	: mov	BYTE PTR [bx+40h],05h	; address digit counter is back to 5
0130 - C7 47 4C 4A 04	: mov	[bx+4Ch],044Ah	; 1st digit printing back to D9
0135 - EA 51 00 00 F0	: jmp	KBP	

5.2.2 Respond/Action for EXB/EXW Commands

The display is like XXXXX Ad. The CPU will respond only to EXB or EXW commnads. If EXB command is encountered, the CPU will display the content of the memory location printed at the display following Br_6.1.

If EXW command is encountered, the CPU will follow Br_6.2 to display the contents of two consecutive memory locations in the data field of the display window. The content of the entered memory location will be displayed at D4D3 positions and the content of the next higher memory location will be shown at D2D1 positions. In either case, the monitor program will enable the software logic for FRW, BKW, BKS and commands.

Br_6 : Instruction Codes

Sensing EXB Command

Sensing Line Commun	14		
0150 - 80 3F 13	: cmp	BYTE PTR [bx],13h	;checking if EXB (scan code 13h) command
0153 - 75 05	: jnz	F000:015A	; not EXW command
0155 - EA 5F 01 00 F0	: jmp	F000:015F	;EXB command sensed, goto Br_6.1
015A - EA 20 04 00 F0	: jmp	F000:0420	; memory allocation
•			
Sensing EXW Comma	nd		

0420 - 80 3F 0B	: cmp	BYTE PTR [bx],0Bh	; checking for EXW (scan code 0Bh) command
0423 - 74 05	: jz	F000:042A	; EXW command found, goto Br_6.2
0425 - EA 51 00 00 F0	: jmp	КВР	; if not EXB/EXW, poll KBP for them.

Br_6.1 : Responding/Action to EXB Command

Till EXB command, digits being shown in the display window are laying as common cathode format at Table-1(T1) of the reserved RAM space. Upon EXB command, the CPU converts T1 to T3 and then to T2. The cc-codes f T1 are first converted to unpacked hex and then to packed hex. The CPU determines the segment base by manipulating the content of RAM location D9 of the T3. Offset part is calculated from (D8D7)(D6D5) of T2. Now, the CPU makes a read operation from the appropriate memory location as requested by the user via key-pad. The data byte is stored at D2D1 of T2. T2 is converted to T1. 00s are written at D2,D1 of T1. And finally, T1 is transferred to 8279's display RAM for outputting at the display window. Flag f2 is set to 01h, so that the CPU can branch at Br_2 for responding to FRW, BKW , BKS and CHG commands.

Instruction Codes:

015F - 9A B0 F0 00 F0	: call	SUR#5	; to convert T1 to T3, cc-codes to unpacked hex
0164 - 9A D0 F4 00 F0	: call	SUR#6	; to convert T3 to T2, unpacked hex to packed hex
0169 - 9A 5A F4 00 F0	: call	SUR#7	; to determine segment/offset and passed to es/di
016E - 26 8A 05	: mov	al, BYTE PTR es:[di]	;data byte is read from requested memory location
0171 - 88 47 4F	: mov	BYTE PTR [bx+4Fh],al,	; data \rightarrow D4D3 position of T3
0174 - 9A 7C F4 00 F0	: call	SUR#8	; convert packed hex to cc-codes (T2 \rightarrow T1)
0179 - C6 47 42 00	: mov	BYTE PTR [bx+42h],00h	; blank \rightarrow D1 of T1
017D - C6 47 43 00	: mov	BYTE PTR [bx+43h],00h	; blank \rightarrow D2 of T1
0181 - 9A B6 FF 00 F0	: call	SUR#3	; cc-codes of T1 goto 8279's display RAM
0186 - C6 47 02 01	: mov	BYTE PTR [bx+02h],01h	
018A - C6 47 06 00	: mov	BYTE PTR [bx+06h],00h	$; 0 \rightarrow f6 (00406)$
018E - EA 51 00 00 F0	: jmp	KBP	; sense FRW, BKW, CHG commands

Br_6.2 : responding/Action to EXW Command

The logic is same as EXB command except that, now a word-oriented read operation will be done. The contents of two consecutive memory locations will be displayed at D4D3 and D2D1 respectively. f3=1 to branch at Br_3.

Instruction Codes:		
042A - 9A B0 F4 00 F0	 SUR#5	; to convert T1 to T3
0454 - EA 51 00 00 F0	KBP	; poll keyboard for FRW,BKW and CHG commands

5.2.3 Respond/Action to AUT Command

Br_9: Responding to AUT Command

With AUT command, a user can save a lot of time while entering data into memory. The address field automatically steps to the next memory location as the data bytes are entered. Also, the data field becomes ready to accept the next data byte. There is no need to use the CHG command to open the data field to enter new data for the next memory location. The data byte gets stored in the desired memory location as they are entered. f5 is set to 01h to allow printing at the address field for entering the 20-bit memory address.

Instruction Code:

039A - 9A 8E FF 00 F0	: call	SUR#2	;to display	Ad at the address field
039F - C6 47 05 01	: mov	BYTE PTR [bx+05h],01h	; 1→f5 (00405)	
03A3 - C6 47 08 01	: mov	BYTE PTR [bx+08h],01h	; $1 \rightarrow f8 (00408)^{\circ}$	
03A7 - EA 51 00 00 FO	: jmp	KBP	; poll keyboard for	data entry at the address field.

Br_5.2.1.3 : Actions for AUT Command

Printing at the address field was due to AUT command. Since, the user wants to enter data into memory location in auto-increment mode that is after each data byte entry, address field will be automatically incremented and the data field will also be ready to accept the next byte of data and the display will become XXXXX ___.

f19 (00419) is set to 01h to allow printing at the data fieled following Br_2.1. In this mode, all commands are inactive except two digits data entry and BKS (Backspace). The printing position and the number of digits to be printed are passed by PP and C2 memory locations of the reserved RAM (section 5.11).


Instruction Codes:

03BB - C6 47 04 01	: mov	BYTE PTR [bx+04h},01h	;
03BF - C6 47 05 00	: mov	BYTE PTR [bx+05h],00h	;
03C3 - EA 07 02 00 F0	: jmp	F000:0207	; memory allocation
0207 - C6 47 0B 01	: mov	BYTE PTR [bx+0Bh],01	; $1 \rightarrow f11$
020B - C6 47 13 01	: mov	BYTE PTR [bx+13h],01	; $1 \rightarrow f19$
020F - C6 47 44 08	: mov	BYTE PTR [bx+44h],08h	; writing '_' symbol at D3 of T1
0213 - C6 47 45 08	: mov	BYTE PTR [bx+45h],08h	; writing '_' symbol at D4 of T1
0217 - 9A B6 FF 00 F0	: call	SUR#3	; T1 \rightarrow 8279's display RAM
021C - C7 47 4C 45 04	: mov	WORD PTR [bx+4Ch],0445h	; 1st digit printing position is at D4
0221 - C6 47 40 02	: mov	BYTE PTR [bx+40h],02h	; 2 digits will be printed
0225 - EA 51 00 00 F0	: jmp	KBP	; poll keyboard for data for next location

Backspace Routine 5.2.4

BKS (Backspace Routine) : Br_5.1 of Fig-5.1(a).

This routine allows erasing typing mistake with the help of BKS command. Since, printing could be at address or data field, the logic works accordingly. For address field, if C2=05h, that means that no digit has yet been printed and BKS has no meaning. Similar reason applies for data field both for byte and word data. The flow chart of this routine is shown in Figure - 5.2.4.



The BKS command replaces the digit just printed by the symbol '_' (underscore). This data manipulation occurs only in the display image (T1 of the reserved RAM) and consequently at 8279's display RAM. Nothing happens in the users RAM until 20-bit address printing or data entry is complete.

Instruction Codes:

Instruction Coues.			
0340 - 80 7F 05 01	: cmp	BYTE PTR [bx+05h],01h	;
0344 - 74 05	: jz	F000:036D	; printing has done in the address field
0346 - EA 6D 03 00 F0	: jmp	F000:036D	; memory allocation
034B - 80 7F 40 05	: cmp	BYTE PTR [bx+40h],05h	;
034F - 74 05	: jz	F000:0356	; C2=05h, no action for BKS command
0351 - EA 5B 03 00 F0	: jmp	F000:035B	; memory allocation
0356 - EA 51 00 00 F0	: jmp	KBP	; polling keyboard for valid command
035B - 8B 7F 4C	: mov	di,WORD PTR [bx+4Ch]	; collect PP to get next position of printing
035E - 47	: inc	di	; calculate current PP
035F - 89 7F 4C	: mov	WORD PTR [bx+4Ch],di	. ,
0362 - C6 05 08	: mov	BYTE PTR [di],08h	; erase the current digit with the symbol '_'.
0365 - FE 47 40	: inc	BYTE PTR [bx+40h]	;
0368 - EA 9B 02 00 F0	: jmp	F000:029B	; share common codes
036D - 80 7F 0B 01	: cmp	BYTE PTR [bx+0Bh],01h	;
0371 - 74 05	: jz	F000:0378	· · · · · · · · · · · · · · · · · · ·
0373 - EA A0 04 00 F0	: jmp	F000:040A	; memory allocation
0378 - 80 7F 40 02	: cmp	BYTE PTR [bx+40h],02h	. ,
037C - 74 05	: jz	F000:0383	; printing has occurred at data field
037E - EA 5B 03 00 F0	: jmp	F000:035B	,
0383 - EA 51 00 00 F0	jmp	КВР	; polling keyboard for valid command
04A0 - 80 7F 40 04	: cmp	BYTE PTR [bx+40h],04h	;
04A4 - 74 05	: jz	F000:04AB	; print at data field (word)
04A6 - EA 5B 03 00 F0	: jmp	F000:035B	
04AB - EA 51 00 00 F0	: jmp	KBP	; polling keyboard for valid command
04/10 - LA JI 00 0010	· Jb		

5.2.5 Printing at Display Window (Address/Data Field)

Say, the display is like _____Ad. The first digit entered from the keyboard will be printed at D9 position of the display, the next one at D8 position and so on. The nine 7-segment display devices are mapped over nine RAM locations of T1 of the reserved RAM space (refer section 5.11). To demonstrate how the printing takes place, we take an specific example. Flow chart of the routine is shown in Figure - 5.2.5.

Say, we wish to print digit 5 at D9 position of the display. In order to do it, the CPU will have to write the corresponding cc-code of 5 (cc-code = 7F) at memory location 0044AH (for D9 position) of T1 of the reserved RAM space. The cc-codes for digits 0-F are pre-stored at Lookup Table-1 (LUT-1: section 5.7) of the EPROM. This LUT-1 has been built on the basis of the scan codes of the keys of the hex-key pad. The CPU uses the scan code of the pressed key to form a 20-bit physical address to address the LUT-1 in order to collect the right cc-code. The CPU, then knows the printing position from the memory location of PP of the reserved RAM space map. The total number of digits to be printed is also known to the CPU from the content of the C2 of the reserved RAM space map as well.

Since, the number of digits and their printing places are variable, a generalized subroutine (SUR#4; section 5.5) has been designed which is good enough to carry out printing both at the address and data field.




Fig-5.2.5 : Flow Chart to Implement Digit Printing in the Display Window

0104 - 75 05 0106 - EA 10 01 00 F0	: call : jnz : jmp		; for printing digit in the display window ; printing not finished ; printing finished. Now for next action ; poll keyboard to receive valid command
010B - EA 51 00 00 F0	: jmp	KBP	; poll keyboard to receive valid command

5.2.6 Respond/Action to DOP Command

Responding to DOP Command

DOP (DO a Program) is detected. The CPU has opened the address field for getting the 20-bit address of the program to be executed. Flag f5 is set to 01h to allow printing following Br_5. f9 is set to 01h so that the CPU, at the end of the 20-bit address printing can remember that the user requested a program execution.

Instruction Codes: Br 8

02BA - C6 47 05 01 02BE - C6 47 09 01 02C2 - 9A 8E FF 00 F0 02C7 - C6 47 45 5E 02CB - C6 47 44 5C 02CF - 9A B6 FF 00 F0 02D4 - EA 51 00 00 F0	: mov : mov : call : mov : mov : call : jmp	BYTE PTR [bx+05h],01h BYTE PTR [bx+09h],01h SUR#2 BYTE PTR [bx+45h],5Eh BYTE PTR [bx+44h],5Ch SUR#3 KBP	$(1 \rightarrow f5)$ $(1 \rightarrow f9)$ $(1 \rightarrow f9)$ $(1 \rightarrow f9)$ $(1 \rightarrow f1)$ $(1 \rightarrow f2)$ $(1 \rightarrow$
---	---	---	--

Actions for DOP Command

The display became like ______ do in response to DOP command. The command informed the CPU that the user wanted to execute a program either written into RAM or already stored into EPROM. Now, the starting address of the program to be executed is to be typed at the address filed. say, it is F05B0H.

Once the 20-bit physical address typing is complete, the CPU separates the segment base and the offset by using many routines and subroutines. These four bytes information viz., OFF_L(B0), OFF_H(05), SEG_L(00), SEG_H(F0) are passed to RAM locations 0045F,00460,00461 and 00462 respectively (Table: T5) of the reserved RAM space map. The CPU also passes code EA(opcode for far jump) at location 0045E in T5 of the reserved RAM space map.

The CPU then makes a far jump at location 0045EH. The PC (CS:IP) is replaced by 0000:045E. At location 0045E....., the CPU finds another jump instruction viz., EA B0 05 00 F0. The PC's contents again changed to F000:05B0 which is the starting address of the program to be executed. This is how the CPU is managed to arrive at the starting address of a user program to be executed.

There is one point to mention is that the CPU outputs the 'run' message at the display before jumping to the user program. This 'run' message may not be visible if the program execution time is relatively small. The message can be viewed if the program is terminated in a loop. The program does not regard the flags as they are not meaningful any more.

Instruction Codes: Br_5	.2.1.2		
02EB - 9A B0 F4 00 F0	: call	SUR#5	; to convert T1 to T3 (cc-codes to unpacked hex)
02F0 - 9A D0 F4 00 F0	: call	SUR#6	; T3 to T2 conversion (unpacked hex to packed hex)
02F5 - 9A 5A F4 00 F0	: call	SUR#7	; to determine segment/offset, passed to es/di
02FA - C6 47 5E EA	: mov	BYTE PTR [bx+5Eh],EA	n; passing code EA for long jump at T5
02FE - 89 7F 5F	: mov	WORD PTR [bx+5Fh],di	; passing OFF_L and OFF_H
0301 - 89 47 61	: mov	WORD PTR [bx+5Fh],ax	; passing SEG_L and SEG_H
0304 - C6 47 4A 00	: mov	BYTE PTR [bx+4Ah],00h	; blank \rightarrow D9 of T1
0308 - C6 47 49 00	: mov	BYTE PTR [bx+49h],00h	; blank \rightarrow D8 of T1
030C - C6 47 48 50	: mov	BYTE {PTR [bx+48h],50]	h ; writing 'r' at D7 of T1
0310 - C6 47 47 1C	: mov	BYTE PTR [bx+47h],1Ch	; writing 'u' at D6 of T1
0314 - C6 47 46 54	: mov	BYTE PTR [bx+46h],54h	; writing 'n' at D5 of T1
0318 - C6 47 45 00	: mov	BYTE PTR [bx+45h],00h	; blank \rightarrow D4 of T1
031C - C6 47 44 00	: mov	BYTE PTR [bx+44h],00h	; blank \rightarrow D3 of T1
0320 - C6 47 43 00	: mov	BYTE PTR [bx+43h],00h	; blank \rightarrow D2 of T1
0324 - C6 47 42 00	: mov	BYTE PTR [bx+42h],00h	; blank \rightarrow D1 of T1
0328 - 9A B6 FF 00 F0	: call	SUR#3	; the display shows run message
032D - EA 5E 04 00 00	: jmp	0000:045E	; the CPU jumps at T5 and then at user program.

5.3 Implementing FRW/BKW/CHG (in non S/S mode) Commands

The display is showing XXXX XX, for example. This means that the address field shows a 20-bit address and the data byte indicates its contents. This display could have been resulted either by EXB or PC command.

The user can now change the data using CHG command. He can also check the contents of the previous or next memory location with BKW or FRW commands respectively.

The PC command is checked to see if the display was in S/S mode and the user wanted a home action. Home action means that the display will be brought back to the initial position where it was showing the address of the instruction to be executed by S/S command. Details will be found at $Br_2.5.1$

Instruction Codes: Br_2 0198 - 80 7F 0B 01 019C - 74 05 019E - EA A8 01 00 F0 01A3 - EA 30 02 00 F0	2 : cmp : jz : jmp : jmp	BYTE PTR [bx+0Bh],01h F000:01A3 F000:01A8 F000:0230	; ; display is XXXX goto Br_2.1 ; memory allocation ; goto Br_2.1 for printing at data field
01A8 - 80 3F 19 01AB - 75 05 01AD - EA B7 01 00 F0 01B2 - EA D5 01 00 F0	: cmp : jnz : jmp : jmp	BYTE PTR [bx],19h F000:01B2 F000:01B7 F000:01D5	;FRW desired , goto Br_2.2 ; memory allocation
01D5 - 80 3F 12 01D8 - 75 05 01DA - EA 20 05 00 F0 01DF - EA D5 01 00 F0	; cmp : jnz : jmp : jmp	BYTE PTR [bx],12h F000:01F2 F000:0520 F000:01F2	; BKW desired, goto Br-2.3 ; memory allocation
01F2 - 80 3F 12 01F5 - 74 05 01F7 - EA 04 06 00 F0	: cmp : jz : jmp	BYTE PTR [bx],1Ah F000:01FC F000:0604	; ; CHG desired, goto Br-2.3 ; memory allocation
0604 - 80 3F 14 0607 - 74 05 0609 - EA 51 00 00 F0	: cmp : jz : jmp	BYTE PTR [bx],14h F000:060E KBP	; PC (Home Action) desired goto Br_2.5.1 ; poll keyboard for valid command

5.3.1 Forward Routine

Forward (FRW) command can be used to:-

- a. examine the contents of the next memory location
- b. examine the contents of the next two consecutive memory locations
- c. examine the contents of next 16-bit general purpose registers (AX, BX, CX and DX)
- d. examine the contents of next 8-bit general purpose register (AL, AH, BL,BH, CI,CH,DL,DH)
- e. examine the contents of next segment register (CS, DS, ES, SS)
- f. examine the contents of next 16-bit index registers (IP,DI,SI,BP,SP)
- g. examine the content of the next variable port.

Instruction Codes: Br_2.2

01B7 - 80 7F 02 01 01BB - 75 05 01BD - EA C7 01 00 F0 01C2 - EA F0 04 00 F0	: cmp : jnz : jmp : jmp	BYTE PTR [bx+02h],01h F000:01C2 F000:01C7 F000:04F0	, FRW for byte goto Br_2.2.1 , memory allocation
04F0 - 80 7F 03 01	: cmp	BYTE PTR [bx+03h],01h	;
04F4 - 74 05	: jnz	F000:04FB	; FRW for word data goto Br_2.2.2
04F6 - EA 51 00 00 F0	: jmp	KBP	; poll keyboard for valid command

Forward for Byte Data : Br_2.2.1

The routine reads the current OFFSET from the location OF(OFset) of T2 of the reserved RAM. It is incremented and is written back to T2. A read operation is done using the new OF and the data byte is placed at D4D3 position of T2. And finally, T2 is transferred to the 8279 for displaying.

Instruction Codes:

01C7 - 9A 5A F4 00 F0	: call	SUR#7	; to deter segment/offset, passed via es/di		
01CC - 47	: inc	di	1		
01CD - 89 7F 50	: mov	[bx+50h],di	;		
01D0 - EA 6E 01 00 F0	: jmp	F000:016E	; memory allocation to share codes		
		-			
016E - 26 8A 05	: mov	al, BYTE PTR es:[di]	; data byte is read from memory		
0171 - 88 47 4F	: mov	BYTE PTR [bx+4Fh],al	· ,		
0174 - share common codes at Br_6.1					

Forward for Word Data : Br_2.2.2

The routine extracts the segnment base and the offset from T3 and T2 by using SUR#7. The CPU then increments the offset by twice and does a word-oriented read operation from the memory. The word data is saved at 'OF' position of T2. Finally, the content of T2 is displayed.

Instruction Codes: Br_2.2.2

······································			
04FB - 9A 5A F4 00 F0	: call	SUR#7	; to deter segment/offset, passed via es/di
0500 - 47	: inc	di	;
0501 - 47	: inc	di .	;
0502 - 89 7F 50	: mov	[bx+50h],di	;
0505 - 26 8B 05	: mov	ax,es:[di]	; word data is read from the meory
0508 - 88 47 4F	: mov	BYTE PTR [bx+4Fh],al	
050B - 88 67 4E	: mov	BYTE PTR [bx+4Eh],ah	
050E - 9A 7C F4 00 F0	: call	SUR#8	; convert T2 into T1 (packed to cc-codes)
0513 - EA 9B 02 00 F0	: jmp	F000:029B	; memory allocation
029B - 9A B6 FF 00 F0	: call	SUR#3	; to transfer T1 into 8279
02A0 - EA 51 00 00 F0	: jmp	KBP	; poll keyboard for valid command

5.3.2 Backward Routine

The function of the BKW command is similar to FRW command except that now it is for the previous memory location or the register.

Instruction Codes: Br_2.3

0520 - 80 7F 02 01	: cmp	BYTE PTR [bx+02h],01h	;
0524 - 74 05	: jz	F000:052B	; BKW desired for byte data
0526 - EA 30 05 00 F0	: jmp	F000:0530	; memory allocation
052B - EA E4 01 00 F0	: jmp	F000:01E4	; goto Br_2.3.1 for byte data
0530 - 80 7F 03 01	: cmp	BYTE PTR [bx+03h],01h	;
0534 - 74 05	: jz	F000:053B	; BKW for word data
0536 - EA 51 00 00 F0	: jmp	KBP	; poll keyboard for valid command

BKW for Byte Data : Br_2.3.1

The logic is same as for Frw except now for the previous memory location

Instruction Codes:

01E4 - 9A 5A F4 00 F0	: call	SUR#7	; deter seg/off, passed via es/di
01E9 - 4F	: dec	di	. ,
01EA - 89 7F 50	: mov	[bx+50h],di	;
01ED - EA 6E 01 00 F0	: jmp	F000:016E	; share common codes under Br_2.2.1

BKW for Word Data : Br_2.3.2

The logic is same for FRW except that now., it is for the previous memory contents.

Instruction Codes:

053B - 9A 5A F4 00 F0	: call	SUR#7	; deter segment/offset, passed via es/di
0540 - 4F	: dec	di	;
0541 - 4F	: dec	di	· · · ·
0542 - EA 02 05 00 F0	: jmp	F000:0502	; share common codes under Br_2.2.2

5.3.3 CHG Command and Byte Data Update for Memory - Br_2.4

Byte-Data Edit for Memory

Let us see how the monitor program helps to modify the current content of a RAM location. Take an specific example of location 0C000 XX. We wish to deposit 32H in this location.

We give the CHG command with the key - K23. The display becomes like 0C000 _ _ and prompts us to enter one byte data. we type 3,2. The display becomes 0C000 32. The following three inter-related software routines have worked together here.

a.	responding to CHG command	: Br_2.4.1
b.	printing at the data field	: Br_2.1

c. data update in the memory : Br 2.1.1.1

Responding to CHG Command : Br_2.4.1

The routine sets $f_{1}=1$ to allow digit printing at the data field following Br_2.1. It makes data field ready to type digits. It passes values relating to the number of digits to be printed and also the position of the 1st digit to be printed. The routine also sets $f_{1}=1$, to tell the CPU that the current printing position at the data field is due to bytewide memory content modification.

Instruction Codes: Br_2.4.1

mon denon overbit bi			
0207 - C6 47 0B 01	: mov	BYTE PTR [bx+0Bh],01h	$; 1 \rightarrow fll$
020B - C6 47 13 01	: mov	BYTE PTR [bx+13h],01h	$; 1 \rightarrow f19 $
020F - C6 47 44 08	: mov	BYTE PTR [bx+44h],08h	; writing '_' at D3 of T1
0213 - C6 47 45 08	: mov	BYTE PTR [bx+45h],08h	; writing '_' at D4 of T1
0217 - 9A B6 FF 00 F0	: call	SUR#3	; to transfer T1 to 8279
021C - C7 47 4C 45 04	: move	[bx+4Ch],0445h	; printing position is passed
0221 - C6 47 40 02	: mov	BYTE PTR [bx+40h],02h	; no of digits to be printed are also passed
0225 - EA 51 00 00 F0	: jmp	KBP	; poll keyboard for valid command

Printing at the Data Field : Br_2.1

The logic is the same as printing at the address field. In fact, the same subroutine (SUR#4) is used. The non-digit key BKS is filtered out. If a need arises to correct the typing mistake, then 'BKS' routine is called upon. The information relating to the number of digits to be printed and the printing position are taken from C2 and PP of the reserved RAM space map.

Data Update in Memory : Br_2.1.1.1

Now, two digits entry in the data field is complete. The next step is to write this value in the actual memory location. The digits entered in the T1 are in cc-code format. These have to be converted to hex and then to be written at the desired RAM location. A read after write is done in order to demonstrate the the particular RAM location is good and the content of a ROM location can not be changed.

Instruction Codes: Br_2	2.1.1.1.1		
0255 - 80 7F 02 01	: cmp	BYTE PTR [bx+02h],01h	
0259 - 74 05	: jz	F000:0260	; it is data-byte modify
025B - EA E0 03 00 F0	: jmp	F000:03E0	; not data-byte modify
0260 - 80 7F 13 01	: cmp	BYTE PTR [bx+13h],01h	
0264 - 74 05	: jz	F000:026B	; content modify in EXB command
0266 - EA xx xx xx xx	: jmp	???????	
026B - C6 47 13 00	: mov	BYTE PTR [bx+13h],00h	
026F - C6 47 0B 00	: mov	BYTE PTR [bx+0Bh],00h	
0273 - 9A B0 F4 00 F0	: call	SUR#5	; to convert T1 to T3
۰ ۰			
0240 EA 61 00 00 E0	. :	NDD	-11.1

02A0 - EA 51 00 00 F0 : jmp KBP

; poll keyboard for valid command

5.3.4 CHG Command and Word-Data Update for Memory - Br_2.4

Word-Data Modify for Memory

We are examing word-data of memory. That means that if the display is showing 0C000 ABCD; that means (0C000) = AB and (0C001) = CD. Now, we wish to deposit 12 and 34 at these RAM locations respectively.

We press CHG key. The display becomes like 0C000 ____. and prompt us to enter the digits 1,2,3,4. When the entry is finished, the display becomes 0C000 1234.

The following three inter-related routines have worked together:-

а.	responding to CHG command	: Br_2.4.2
b.	printing at the data field	: Br_2.1
c .	data update into memory	: Br_2.1.1.3

Responding to CHG Command : Br_2.4.2

The CHG command brings the display XXXXX ____ and prompts us to enter 16-bit data. At the end of entry, memory locations are updated. A read operation is done to check the goodness of the RAM locations and also to demonstrate that the ROMs contents can not be modified. The PP and C2 are also initialized at 0000:0445 and 04 respectively.

Instruction Codes: Br_2.4.2

046B - C6 47 14 01	: mov	BYTE PTR [bx+14h],01h	;
046F - C6 47 42 08	: mov	BYTE PTR [bx+42h],08h	; writing '_' at D1 of T1
0473 - C6 47 43 08	: mov	BYTE PTR [bx+43h],08h	; writing `_` at D2 of T1
0477 - C6 47 44 08	: mov	BYTE PTR [bx+44h],08h	; writing '_' at D3 of T1
047B - C6 47 45 08	: mov	BYTE PTR [bx+45h],08h	; writing '_' at D4 of T1
047F - C6 47 40 04	: mov	BYTE PTR [bx+40h],04h	; passing no of digits (4) to C2
0483 - C7 47 4C 45 04	: mov	[bx+4Ch],0445h	; PP=0445, 1st digit to be printed at at D4
0488 - EA 9B 02 00 F0	: jmp	F000:029B	; share common codes under Br_2.2.2

Printing at Data Field: Br_2.1 Same as Br_2.1

Update Word-data into memory : Br 2.1.13

		0115	
04BB - 9A B0 F4 00 F0	: call	SUR#5	; to convert T1 into T3
04C0 - 9A D0 F4 00 F0	: call	SUR#6	; to convert T3 into T2
04C5 - 9A 5A F4 00 F0	: call	SUR#?	; to deter segment/offset, passed via es/di
04CA - 8A 47 4F	: mov	al,BYTE PTR [bx+4Fh]	
04 CD - 8A 67 4E	: mov	ah,BYTE PTR [bx+4Eh]	
04D0 - 26 89 05	: mov	es:[di],ax	; word data is written into two locations
04D3 - 26 8B 05	: mov	ax,es:[di]	; read after write
04D6 - 88 47 4F	: mov	BYTE PTR [bx+4Fh],al	
04D9 - 88 67 4E	: mov	BYTE PTR [bx+4Eh],ah	
04DC - 9A 7C F4 00 F0	: call	SUR#8	; to convert T2 to cc-code
04E1 - C6 47 14 00	: mov	BYTE PTR [bx+14h],00h	$0 \rightarrow f_{20}$
04E5 - EA 9B 02 00 F0	: jmp	F000:029B	; share common codes under Br 2.2.2
			<u> </u>

5.4 Theory of Single Stepping

5.4.1 Respond/Action to PC Command

Respond

After power up RESET, we usually enter program data/codes into RAM and then execute the program. If the program works, fine!. Otherwise, we proceed to debug the program by executing one instruction at a time - called Single Stepping.

To single step the processor, we use the PC command to enter the 20-bit physical address of the 1st instruction of the program. At the end of the address entry, the CPU shows the address-opcode of the 1st instruction.

f5=1, it will allow us to print the 20-bit physical address in the address field of the display. f10=1 allows the operating system to determine that the 20-bit address entry was done following the 'PC' command. So, actions can be taken accordingly.

N Instruction Codes:

- · man action Couca.			
1 0550 - 803F 14	: cmp	BYTE PTR [bx],14h	;check for PC command
N 0553 - 74 05	: jz	F000:055A	; yes PC command
() 0555 - EA 51 00 00 F0	: jmp	KBP	; no PC command detected,goto monitor
055A - 9A 8E FF 00 F0	: call	SUR#2	; Ad at T1 of the reserved RAM
055F - C^ 47 45 73	: mov	BYTE PTR [bx+45h].73h	; P at D4 of T1
0563 - C6 47 44 39	: mov	BYTE PTR [bx+44h],39h	; C at D3 of T1
0567 - C6 47 05 01	: mov	BYTE PTR [bx+05h],01h	; $1 \rightarrow f5$
056B - C6 47 0A 01	: mov	BYTE PTR [bx+0Ah],01h	; 1 → f10
056F - 9A B6 FF 00 F0	: call	SUR#3	; transfer T1 to 8279, displayPC
0574 - EA 51 00 00 F0	: jmp	КВР	; poll keyboard for valid command

Action

20-bit address entry has been due to 'PC' command. Therefore, the monitor program should display the addressopcode of the 1st instruction to be executed.

Instruction Codes:

0580 - 80 7F 0A 01 0584 - 74 05 0586 - EA 51 00 00 F0 058B - C6 47 05 00 058F - C6 47 0A 00 0593 - C6 47 01 01 0597 - EA 30 06 00 F0 0630 - 9A B0 F4 00 F0	: cmp : jz : jmp : mov : mov : mov : jmp : call	BYTE PTR [bx+0Ah],01h F000:058B KBP BYTE PTR [bx+05h],00h BYTE PTR [bx+0Ah],00h BYTE PTR [bx+01h],01h F000:0630 SUR#5	; entry for PC? ; yes PC command ; not PC command ; $0 \rightarrow f5$; $0 \rightarrow f10$; $1 \rightarrow f1$; memory allocation ; xlate T1 to T3
064A - EA 74 01 00 F0	: jmp	F000:0174	; memory allocation
0174 - 9A 7C F4 00 F0	: call	SUR#8	; xlate T2 to T1
0186 - EA CO 0A 00 F0	: jmp	F000:0AC0	; memory allocation

; initializing memory locations 0046A - 00473 as flags and are zeroing them all. These will be used by single step. $0AC0 - C7 47 6A 00 00 : mov WORD PTR [bx+6A],0000h ; 0 \rightarrow f6A - f6B$

	•••••
·	


1434 - EA 51 00 00 F0 ; jmp KBP

; poll keyboard for valid command

5.4.2 Home Key Routine (PC command in S/S mode)

Pressing 'PC' key after power up, allows entering instruction address for the purpose of single stepping the processor through each of the instructions of a program segment. Once the trainer has entered into single step mode following 1st PC command. 2nd PC command works as a 'Home Key'. Home Key means that the pressing of PC key will bring the display to show the address-opcode of the instruction to be single stepped should the display not showing so. This is necessary as because the display may show something else due to a 'Register Check' command.

We may clarify it by an example. say, the display is in S/S mode and is showing F0000 B1 - the Home Position. Press 'FB' key and the display shows 'XXXXX XXXX'. Now press PC key and the display shows F0000 B1 again. This is what we stated as Home Action.



Instruction Codes:

0604 - 80 3F 14	: cmp	BYTE PTR [bx],14h	;checking PC command
0607 - 74 05	: jz	F000:060E	; yes PC command
0609 - EA 00 0A 00 F0	: jmp	F000:0A00	; other command
060E - 80 7F 01 01	: cmp	BYTE PTR [bx+01h],01h	; checking if in S/S mode
0612 - 74 05	: jz	F000:0619	;yes S/S mode
0614 - EA 51 00 00 F0	: jmp	КВР	; not S/S mode
0619 - EA 50 06 00 F0	: jmp	F000:0650	; memory allocation

;say the display is not showing the address-opcode of the instruction to be single stepped. T3/T4 of the reserved RAM space contains this information. Threefore, get it from there and display it in the 7-segment output.

0650 - 9A 5A F4 00 F0	: call	SUR#7	;get Segement/Offset, passed via es/di
0655 - 8B 7F 66	: mov	di,[bx+66h]	;get offset from T4
0658 - 26 8A 05	: mov	al,BYTE PTR es:[di]	; grt opcode
065B - 88 47 65	: mov	BYTE PTR [bx+65h],al	; xfer opcode to T4
065E - 9A 34 F5 00 F0	: call	SUR#12 ; xfer	ring T4 to T2
0663 - EA EO 0A 00 FO	: jmp	F000:0AE0	; memory allocation
0AE0 - C6 47 15 00	: mov	BYTE PTR [bx+15h],00h	$; 0 \rightarrow fl Sh$
0AE4 - C7 47 1E 00 00	: mov	WORD PTR [bx+1Eh],0000h	$; 0 \rightarrow flE, flF$
02A0 - EA 51 00 00 F0	 : jmp	KBP	; poll keyboard valid command

5.4.3 Execution of One Instruction (Single Stepping)

Single Stepping Routine allows the user to study and understand various features of a microprocessor particularly the 'Instructions' and the 'Addressing Modes' by examing/changing the contents of the registers.

Implementation of the single step routine in the monitor program of the 8086 trainer was a challenging as well as a thrilling task. The author consulted many literature [2,3,4] but found no 'Engineering Hints' as to how to utilize the 8086's 'IRET instruction' and 'Trap Bit' (these two features supports single stepping according to Intel's data sheet) to implement the single stepping mechanism. The author discovered the idea of 'artificial IRET' and then got the routine implemented. Given below the complete documentation of the single step routine of the 8086 trainer.

Implementation of the Routine




Fig-5.4.3 : Flow Chart and Data Structure to Implemet Single Step Routine

Say, we wish to advance the processor through each of the following instructions :-Program segment:

02000 - B0 1B : mov al,1Bh 02002 - BA 00 10 : mov dx,1000h 02005 - EA 00 30 00 00 : jmp 0000:3000 0200A -

01. Press the RST/ and then the PC key.

The display shows : ____ PC

02. Enter the digits viz., 0,2,0,0,0 The display shows : 0 2 0 0 0 B0 This indicate that the CPU is ready to execute the 1st instruction if S/S key is pressed.

03. Press S/S key.

The display shows : 02002 BA

This write-up will make an attempt to clarify the ways adopted to instruct the CPU for executing only one instruction at a time.

To implement the single stepping mechanism, we have utilized the following features of the 8086 microprocessor.

The features:

01. The TF-bit of the 'Flag register' can be set/reset by program instruction.

02. The 'IRET' instruction does not sample the interrupt of the 8086 while being executed.

Say, the Tf-bit is set to '1' by the programmer.

The CPU will see this TF-bit as set during the execution of every instruction except 'IRET' instruction.

And if the TF-bit is found as set, the CPU is internally interrupted to execute interrupt type 'int 01h'. before vectoring at the corresponding ISR (Interrupt service Routine), the CPU pushes the FR (Flag register) and the CS:IP of the next instruction onto the stack.

Therefore the reasoning is that:-

The current content of the 'Flag Register' and the CS:IP (0000:2000) of the 1st instruction may be kept onto stack. Make '1' at TF-bit position of the FR on the stack. Execute artificial 'IRET'- meaning fooling the CPU s if it is returning from an Interrupt Service Routine.

Due to IRET execution, the CPU will copy the respective bytes from the stack into its IP,CS and FR registers. This will result as having CS = 0000, IP = 2000 and FR 8 (Tf-bit) = 1.

The CPU will be executing the instruction 'B0 1B = mov al, 1Bh' at location 02000. While executing this instruction, the CPU will find FR_8(TF-bit) as '1'. As a result, the CPU will be interrupted to execute ISR for 'int 01h'.

Before vectoring at the ISR, the CPU will push the FR,CS:IP = 0000:2002 (of the next instruction) onto stack.

In the ISR for 'int 01h', we may update the display with the address and opcode of the next instruction to be single stepped which is here '02000 - BA '. We can also update the main line program with the address of the next instruction so that the CPU can execute it on receipt of the S/S command from the key board of the trainer.

Instruction Codes:

Mainline Program: F000:0A00

checking if S/S command in Single-Stepping Mode

		11 0	
0A00 - 80 3F 16	: cmp	BYTE PTR [bx],16h	;check if S/S command from the keyboard
0A03 - 74 03	: jz	F000:0A0A	;yes S/S command
0A05 - EA 1A 0A 00 F0	: jmp	F000:0A1A	;not S/S command
0A0A - 80 7F 01 01	: cmp	BYTE PTR [bx+01h],01h	;check if S/S mode
0A0E - 74 05	: jz	F000:0A15	;yes S/S mode
0A10 - EA 51 00 00 F0	: jmp	F000:0051	keyboard polling for command
0A15 - EA A0 09 00 F0	: jmp		; memory allocation
0A1A -	-		-

F000:090A

;initializing the Vector Table for 'int 01h'

09A0 - BB 00 00	: mov	bx,0000h	;bx as a local pointer
09A3 - C7 47 04 20 09	: mov	[bx+04h],2009h	;initializing the OFFSET
09A8 - C7 47 06 00 F0	: mov	[bx+06h],00F0h	;initializing the SEGMENT Base
09AD - BB 00 04: mov	bx,0004	h	;getting bx back

;put FR onto Stack and make TF = 1

09B8 - 4C 4C	: dec	SP,SP	;pointing at vacates
09B2 - 8B 47 3C	: mov	ax,[bx+3Ch]	get FR from the table Tx
09B5 - 8B EC	: mov	bp,sp	
09B7 - 89 46 00	: mov	[bp+00h],ax	FR onto Stack
09BA - 81 4E 00 00 01	: or WC	ORD PTR [bp+00h],0001h	

F000:09BF

;putting CS:IP of the current instruction onto Stack

;section 05.03.01 of the Reference manual says that PC command and subsequent 20-bit address entry of ;the 1st instruction to be single stepped manipulated various data in the following way:-

;MS-byte of Segment Base has been saved at D9 position of T3 ofd the reserved RAM. Offset has been ;saved at (D8D7)(D6D5) positions of T4 as packed hex.

09BF - 9A 5A F4 00 F0	: call	F000:F45A (SUR#	7) ; determine Segment/Offset
09C4 - 8C 46 FE	: mov	[bp - 02h],es	;put Seg onto Stack
09C7 - 8B 7F 66	: mov	di,[bx+66h]	get Offset from T4
09CA - 89 7E FC : mov	[bp-04l	h],di ;	put Offset onto Stack
09CD - 4C 4C	: dec	sp,sp	;adjusting the point of sp
09CF - 4C 4C	: dec	SD,SD	: · · · · · · · · · · · · · · · · · · ·
09D1 -			,

F000:09D1;Retrieving the Registers contents from Tx before executing the current instruction09D1 - 8B 6F 26: movbp,[bx+26h];updating bp

09D4 - 8B 77 28	: mov	si,[bx+28h]	;updating si
09D7 - 8B 7F 2A	: mov	di,[bx+2Ah]	;updating di
09DA - 8E 57 2E:	mov	ss,[bx+2Eh]	;updating ss
09DD - 8E 47 30	: mov	es,[bx+30h]	;updating es
09E0 - 8E 5F 32	: mov	ds,[bx+32h]	;updating ds
09E3 - 8B 57 34	: mov	dx,[bx+34h]	;updating dx
09E6 - 8B 4F 36	: mov	cx,[bx+36h]	;updating cx
09E9 - 8B 47 38	: mov	ax,[bx+38h]	;updating ax
09EC - 8B D8	: mov	bx,ax	,
09EE - BB 00 04	: mov	bx,0004h	don't disturb by;
09F1 - 8B 47 3A	: mov	ax,[bx+3Ah]	;updating ax
09F4 - CF	: iret		;artificial IRET
09F5 -			

Interrupt Service Routine for 'int 01h' (Single Step)

;Vector table for int 01h has been initialized by mainline program as follows:-

;00004 - 20	: IP_L
;00005 - 09	: IP_H
;00006 - 00	: CS_L
;00007 - F0	: CS_H

;The CPU has executed one instruction and now it has come to the ISR. Do the house keeping job to allow the user examine/changing various register contents.

F000:0920

;save the registers con	tents at Tx c	of the reserved RAM	
0920 - 89 47 3A	: mov	[bx+3Ah],ax	;saving ax
0923 - 8B C3	: mov	ax,bx	· · ·
0925 - 89 47 38	: mov	[bx+38h],cx	;saving bx
0928 - 89 47 36	: mov	[bx+36h],dx	;saving cx
092B - 89 57 34	: mov	[bx+34h],ds	;saving ds
092E - 8C 5F 32	: mov	[bx+32h],ds	;saving ds
0931 - 8C 47 30	: mov	[bx+30h],es	;saving es
0934 - 8C 57 2E	: mov	[bx+2Eh],ss	;saving ss
0937 - 8B 47 66	: mov	ax,[bx+66h]	; offset of the executed instruction being
093A - 89 47 2C	: mov	[bx+2Ch],ax	;saved in Tx
093D - 89 7F 2A	: mov	[bx+2Ah],di	; saving di
0940 - 8 9 77 28	: mov	[bx+28h],si	;saving si
0943 - 89 6F 26	: mov	[bx+26h],bp	;saving bp
0946 - 89 67 24	: mov	[bx+24h],sp	;saving sp
0949 - 8B 47 68	: mov	ax,[bx+68h]	;Seg of the executed instruction being
094C - 89 47 22	: mov	[bx+22h],ax	;saved at Tx
094F - 9C	: pusf		;to save at Tx
0950 - 8B EC	: mov	bp,sp	,
0952 - 8B 46 00	: mov	ax,[bp+00h]	;now FR in ax
0955 - 89 47 3C	: mov	[bx+3Ch],ax	;saving FR at Tx
0958 - 9D	: popf		;good sp
0959 -			•

;updating the display and T4 with the Segment/Offset of the next instruction to be single stepped.			
0959 - 8B EC	: mov	bp,sp	;
095B - 8B 46 00	: mov	ax,[bp+00h]	;getting Offset
095E - 89 47 66	: mov	[bx+66h],ax	;xferring at T4
0961 - 8B F8	: mov	di,ax	

0963 - 8B 46 02 0966 - 89 47 68 0969 - 8E C0 096B - 26 8A 05 096E - 88 47 65 0971 - 8B 46 04 0974 - 89 47 3C 0977 - 9A 34 F5 00 F0 097C - 9A 7C F4 00 F0 0981 - C7 47 42 00 00 0986 - 9A B6 FF 00 F0 098B - 44 098C - 44	: mov : mov : mov : mov : mov : mov : call : call : call : inc : inc : inc : inc	ax,[bp+02h] [bx+68h],ax es,ax al,BYTE PTR es:[di] BYTE PTR [bx+65h],al ax,[bp+04h] [bx+3Ch],ax F000:F534 (SUR#12) F000:F47C (SUR#8) WORD PTR [bx+42h],00 F000:FFB6 (SUR#3) sp sp sp	;xfer T1 to 8279 ; ;
098D - 44 44 44 44	: inc	sp,sp,sp,sp	; good sp
0991 - EA 51 00 00 F0 09996 -	: jmp	F000:0051 (KBP)	; wait for S/S command from the keypad

- -

:

.

69

:

5.4.4 Exam/Edit AX, BX, CX, DX Registers

Program Logic

There is only AX key on the key pad. The contents of the remaining registers can be viewed by successively pressing the FRW key. The flow chart is shown in Figure-5.4.4.

The user has to examine the AX value first. This enables FRW command and a flag to check BX register. Next FRW command checks flE=1 to be sure that the system is in S/S mode. The program allows checking the BX register. While checking the BX register, the flag for CX register is enabled. Next FRW command allows checking the CX register. The exam routine of the CX register enables the flag for DX register. The next FRW command allows checking the DX register. While checking the DX register. While checking the DX register. And the process cycles.

While checking the Register contents, the CHG key active. This way the current content of the registers except the BX register can be changed. The next section shows the flow chart for updating the registers contents after the data have been entered following the CHG command.





Fig - 5.4.4 : Flow Chart to Implemet AX, BX, CX and DX Examination





71

5.4.6 Exam/Edit IP,SI,DI,SP,BP Registers

The four registers DI,SP,SI,IP and BP are grouped together and is tagged by the flag f20. Individual flags are also identified by separate flags and are shown in the above flow chart. There is only one key viz., IP in the keyboard. The user has to check the content of this register first and then use the FRW command to examine the contents of the remaining registers. The BP register check is not implemented and is left as an exercise to the readers. It can be easily implemented by assigning a new flag to the BP register. The contents of this register can only be viewed in the S/S mode. At the moment there is no routine to edit their contents.




Fig - 5.4.6 : Flow Chart to Implement Contents Examination

.

5.4.7 Exam/Edit CS, DS, SS, ES Registers

To examine/edit these registers, the system has to be in the single step mode. Pressing CS key, will show the content of the present CS register. The contents of the remaining registers can be viewed by pressing the FRW, FRW commands. At the moment there is no routine to edit the contents of these registers.

These four segment registers are grouped together and is tagged with the flag f1F. The individual segment registers also has the identification flags as shown in the flow chart.




Fig - 5.4.7 : Contents Examination Flow Chart

5.4.8 Exam/Edit Flag Registers

There are two command keys in the trainer to check the contents of the flag register. Both of them work in the single step mode. The FLR key allows checking the content in hex form. The FB key allows examing the content in bit-form which are 9-active flags. The software logic involved in displaying the contents are briefly described below.

The FLR command works this way. The execution of the last instruction saved the flag register into RAM location (0043D)(0043C) [refer page-65]. Upon detection of the FLR command, the CPU just reads the word-data from these two locations and display in the 7-segment output device.

The FB command works in a bit complex way. This time the contents of the flag register is read and then broken to extract the bit values of the nine active flags.

Given below the mapping mechanism between the 16-bit contents of the flag register and the nine display digits of the trainer.




Fig - 5.4.8 : Diagram Showing the Mapping of the Status Register Content to Display

Example : Say, the execution of the last instruction has resulted with ZF = 1, TF = 1, and others are 00s.

FLR command will displayF r01 40 Hnote : F r = Flag RegisterFB command will display0 0 0 1 0 1 0 0 0

5.4.9 Exam/Edit Memory Contents (Memory as a simple Register)

In single stepping, the contents of various registers are examined and changed if necessary. This is the usual requirement of the users. But, sometimes, it may be required to examine and change the contents of memory locations after the execution of a memory reference instruction like 'mov BYTE PTR [bx+23h], 45h'. This is to sure that a data value 45h has really got deposited at memory location ds:[bx+23h]. Implementing such a routine needs a dedicated software interface between the 'Single Stepping Mechanism' and the normal part of the monitor program where the memory locations are edited using EXA and CHG commands.

In single step, EXA key will be treated just like a Register check key. This is to sure that the control will not exit the single step mode. After exam/edit of the memory content, the environment will revert to single step mode following the 'Home Key Action'.

Implementation of this routine will share many instruction codes of the non S/S part of the monitor program relating to entering 20-bit address, memory check, change, update and etc. The implementation demands a close study of the monitor program that deals with address field opening, digit entry. Given below, a flow chart indicating some hints towards creating a routine for examing/editing the memory content without exiting the single step.




Fig - 5.4.9 : Flow Chart to Implement Mapping Memory as a Register

2

5.4.10 Exam/Edit Port Contents

The hex key pad of the 8086 trainer introduced in this thesis contains a key labeled as PRT. This key may be used to examine/edit the contents of variable ports. The routine may be working only in the single step mode. The design and the implementation of this routine will be very much similar to that of the routine proposed for exam/edit memory content in S/S mode (section 5.4.9). The port will just be treated as a register. FRW, BKW, CHG and BKS commands may be enabled. In order to implement these functions, most of the codes has to be borrowed from the non-S/S part of the monitor program. The routine will allow reading a port content as well as writing into a port. Given below a rough idea of the routine in the form of a flow chart.




Fig - 5.4.10 : Flow Chart to Exam/Edit Port Content

5.5 Subroutines

Purpose :

Subroutine - 1 (SUR#1)

This subroutine reads the scan code from the keyboard FIFO of the 8279. The SUR is called after a key has been pressed.

Entyry Parameters	: after a	a key closure	~
Calling at	: F000:	FF80	
Instruction Codes: FF80 - B0 40 FF82 - BA 02 00 FF85 - EE FF86 - BA 00 00 FF89 - EC FF8A - 88 07 FF8C - CB	: mov : mov ; out : mov : in : mov : ret	al,40h dx,0002h dx,al dx,00000h al,dx BYTE PTR [bx],al	; ; ; ; ; key code is save at 00400h ;

Subroutine -2 (SUR#2)

Purpose: The purpose of this subroutine is to output the message _____Ad in the display window. The cc-codes of this message is written into T1 of the reserved RAM. Then the user has to call SUR#3 to transfer T1 onto 8279 for displaying the said message.

Instruction Codes: FF8E - BF 00 00 : mov di,0000h ; FF91 - B1 05 : mov cl,05h ; FF93 - 47 : inc di ; FF94 - C6 41 45 08 : mov BYTE PTR [bx+45h],08h ; start writing '_' at T1 FF98 - FE C9 : dec cl ; FF9A - 75 F7 : jnz F000:FF93 ; FF9D - C6 47 45 77 : mov BYTE PTR [bx+45h],77h ; writinf 'A' at D4 of T1 FFA1 - C6 47 44 5E : mov BYTE PTR [bx+44h],5Eh ; writing 'd' at D3 of T1 FFA5 - C6 47 43 00 : mov BYTE PTR [bx+43h],00h ; balnk at D2 of T1 FFA9 - C6 47 42 00 : mov BYTE PTR [bx+42h],00h ; blank at D1 of T1 FFAD - 9A B6 FF 00 F0 : call SUR#3 ; transfer T1 to 8279's display RAM	Entry Parameters Calling at		; none : F000:FF8E	
FFB2 - CB : ret ;	FF8E - BF 00 00 FF91 - B1 05 FF93 - 47 FF94 - C6 41 45 08 FF98 - FE C9 FF9A - 75 F7 FF9C - 47 FF9D - C6 47 45 77 FFA1 - C6 47 44 5E FFA5 - C6 47 43 00 FFA9 - C6 47 42 00 FFAD - 9A B6 FF 00 F0	: mov : inc : mov : dec : jnz : inc : mov : mov : mov : mov : call	cl,05h di BYTE PTR [bx+45h],08h cl F000:FF93 di BYTE PTR [bx+45h],77h BYTE PTR [bx+44h],5Eh BYTE PTR [bx+43h],00h BYTE PTR [bx+42h],00h	; start writing '_' at T1 ; ; writinf 'A' at D4 of T1 ; writing 'd' at D3 of T1 ; balnk at D2 of T1

Subroutine	- 3((SUR#3)
------------	------	---------

Purpose:	Thsi subroutine transfers the contents of T1 of the reserved RAM to the display RAM of the 8279.
Entry parameters Calling at	: write cc-codes at T1 of the reserved RAM : F000:FFB6
Instruction Codes: FFB6 - BA 02 00 FFB9 - B1 90	: mov dx,0002h ; : mov al,90h ;

FFBB - EE	: out	dx,al
FFBC - BA 00 00	: mov	dx,0000h
FFBF - B1 09	: mov	cl,09h
FFC1 - BB 4B 04	: mov	bx,044Bh
FFC4 - 4B	: dec	bx
FFC5 - 8A 07	: mov	al,BYTE PTR [bx]
FFC7 - EE	: out	dx,al
FFC8 - FE C9	: dec	cl
FFCA - 75 F8	: dec	cl
FFCC - BB 00 04	: mov	bx,0400h
FFCF - CB	: ret	

Subroutine - 4 (SUR#4)

Purpose:

This subroutine allows to print hex digit at any position of the 7-segment display unit

Entry Parameters		ng position via PP of the reser er of digits to print via C2 of	
Calling at	: F000:	• ·	
Instruction Codes:			
F400 - 8A 07	: mov	al,BYTE PTR [bx]	;
F402 - BB D0 FF	: mov	bx,BYTE PTR [bx]	
F405 - 02 D8	: add	bl,al	• •
F407 - 2E 8A 07	: mov	al,cs:[di] ;	
F40A - BE 4C 04	: mov	si,044Ch	•
F40D - 8B 3C	: mov	di,[si]	;
F40F - 88 05	: mov	[di],al	;
F411 - 4F	: dec	di	•
F412 - 89 3C	: mov	[si],di	, , ,
F414 - BB 00 04	: mov	bx,0400h	;
F417 - 9A B6 FF 00 F0	: call	SUR#3	; to trabsfer T1 to 8279
F41C - FE 4F 40	: dec	BYTE PTR [bx+40h]	; one more less digit to be printed
F41F - CB	: ret		
		N ₁	

Subroutine - 5(SUR#5)

Purpose:

To convert cc-codes of T1 of the reserved RAM into unpacked hex of the form 00,10,20,.....,F0. The result is saved at T3. For exampple, if D1 of T1 contains 4F (cc-code of 3), then this SUR will deposit 30 at D1 of T3.

: none : F000:F4B0		
: mov	di,0453h	;
: mov	cl,0Ah	
: mov	ah,0FFh	
: mov	bx,0441h	
: inc	bx	
: inc	di	
: mov	al,BYTE PTR [bx]	
: mov	si,ax	
: mov	al,BYTE PTR cs:[si]	
	: F000:F : mov : mov : mov : mov : inc : inc : mov : mov	: F000:F4B0 : mov di,0453h : mov cl,0Ah : mov ah,0FFh : mov bx,0441h : inc bx : inc di : mov al,BYTE PTR [bx] : mov si,ax

;

F4C3 - 88 05	: mov	BYTE PTR ds:[di],al
F4C5 - FE C9	: dec	cl
F4C7 - 75 F1	: jnz	F000:F4BA
F4C9 - BB 00 04	: mov	bx,0400h
F4CC - CB	: ret	

Subroutine - 6 (SUR#6)

Purpose:

To convert unpacked hex of T3 to packed hex. The contents of T3 is converted to packed hex and is saved at T2. For example, if D2D1 of T3 have contents 20,30; then D2D1 of T2 will have 23. And so on.

;;;;

;

1

Entry Parameters Calling at	: none : F000:	F4D0	
Instruction Codes: F4D0 - EA 50 F5 00 F0	: jmp	F000:F550	; memory alllocation
F550 - C6 47 5D 00 F554 - B1 04 F556 - BF 4D 04 F559 - EA D5 F4 00 F0	: mov : mov : mov : jmp	BYTE PTR [bx+5Dh],00h cl,04h di,044Dh F000:F4D5	; ; ; memory allocation
F4D5 - B5 05 F4D7 - BB 53 04 F4DA - 43 F4DB - 8B 07 F4DD - D2 C8 F4DF - 24 0F F4E1 - 02 E0 F4E3 - 47 F4E5 - 88 25 F4E7 - 43 F4E8 - FE F4EA - 75 EF F4EC - BB 00 04 F4EF - CB	: mov : mov : inc : mov : ror : and : add : inc : mov : inc : dec : jnz : mov : ret	ch,05h bx,0453h bx ax,WORD PTR [bx] al,cl al,00001111b ah,al di BYTE PTR [do],ah bx ch F000:F4DA bx,0400h	

Subroutine - 7 (SUR#7)

Purpose:

To determine the segment base from the contentn of D9 of T3 of the reserved RAM. That is, if D9 of T3 contains F0, then the segment base will be determined as F000 and so on.

Entry Parameters Calling at	: none : F000:	F45A		
Instruction Codes:	1			
F45A - B1 04	: mov	cl,04h	;	
F45C - B0 FF	: mov	al,0FFh	;	
F45E - FE C0	: inc	al		
F460 - 8A E0	: mov	ah,al	;	
F462 - D2 C4	: ror	ah,cl	•	
F464 - 80 E4 F0	: and	ah,11110000b	;	
F467 - 38 67 5C	: cmp	BYTE PTR [bx+5Ch],ah	;	

F46A - 74 02	. ∶jz	F000:F46E	;		
F46C - EB F0	: jmp	F000:F45E	,		
F46E - B0 00	: mov	al,00h	;		
F470 - 8E C0	: mov	es,ax	•		
F472 - 8B 7F 50	: mov	di,WORD PTR [bx+50h]	;	-	
F475 - BB 00 04	: mov	bx,0400h	•		
F4 78 - CB	: ret		7		

Subroutine - 8 (SUR#8)

Purpose:

To convert packed hex into cc-codes. i.e., from T2 to T1 of the reserved RAM. This SUR uses Lookup Table - 1(LUT-1) for conversion.

;

;

;

Entry parameters	: none
Calling at	: F000:F47C

Instruction Codes:

mati action Couca.			
F47C - B1 04	: mov	cl,04h	
F47E - B5 05	: mov	ch,0h	
F480 - Bf42 04	: mov	di,0442h	,
F483 - BB 4E 04	: mov	bx,044Eh	
F486 - 8A 07	: mov	al;BYTE PTR [bx]	
F488 - 8A F0	: mov	dh,al	
F48A - D2 C0	: гог	al,cl	
F48C - 24 F0	: and	al,11110000b	
F48E - B4 FE	: mov	ah,11111111b	
F490 - 8B F0	: mov	si,ax	
F492 - 2E 8A 04	: mov	al,BYTE PTR cs:[si]	
F495 - 8A D0	: mov	dl,al	
F497 - 8A C6	: mov	al,dh	
F499 - 24 F0	: and	al,11110000b	
F49B - B4 FE	: mov	ah,11111110b	
F49D - 8B F0	: mov	si,ax	
F49F - 2E 8A 34	: mov	dh,BYTE PTR cs:[si]	
F4A2 - 89 15	: mov	WORD PTR ds:[di],dx	
F4A4 - 47	: inc	di	
F4A5 - 43	: inc	bx	
F4A6 - FE CD	: dec	ch	
F4A8 - 75 DB	: jnz	F000:F486	
F4AA - BB 00 04: mov	bx,0400	Dh	;
F4AD - CB	: ret		

Subroutine - 9(SUR#9)

Does not exist

Subroutine - 10 (SUR#10)

Purpose:

Thsi subroutine filters out the key BKS to prvent the monitor program from printing any ghost charaters.

Entry Parameters	: none
Calling at	: F000:F4F8

Instruction Codes:

F4F8 - B0 01	: mov	al,01h
F4FA - B1 06	: mov	cl,06h
F4FC - 38 07	: cmp	BYTE PTR [bx],al
F4FE - 74 05	: jz	F000:F505
F500 - EA 0A F5 00 F0	: jmp	F000:F50A
F505 - EA 51 00 00 F0	: jmp	KBP
F50A - FE C9	: dec	cl
F50C - 74 11	: jz	F000:F51F
F50E - EA 18 F5 00 F0	: jmp	F000:F518
F513 - EA 51 00 00 F0	: jmp	КВР
F518 - FE C0	: inc	al
F51A - EA FC F4 00 F0	: jmp	F000:F4FC
F51F - CB	: ret	

Subroutine - 11 (SUR#11)

Purpose:

This subroutine is used by the single stepping mechanism. it's purpose is to transfer the contents of T2 into T4 table of the reserved RAM space.

;

;

;

;

`

Entry Parameters	: none
Calling at	: F000:F520

Instruction Codes;

111511 4011011 000009			
F520 - 8B 47 4E	: mov	ax, [bx+4Eh]	
F523 - 89 47 64	: mov	[bx+64h],ax	
F526 - 8B 47 50	: mov	ax,[bx+50h]	
F529 - 89 47 66	: mov	[bx+66h],ax	
F52C - 8A 47 52	: mov	al,BYTE PTR [bx+52h]	
F52F - 88 47 68	: mov	BYTE PTR [bx+68h],al	
F532 - CB	: ret		

Subroutine - 12 (SUR#12)

Purpose:

This subroutine is used by the single stepping mechanism. It's purpose is to transfer T4 into T2 of the reserved RAM. In S/S mode, while editing the RAM locations, the first byte of the instruction going to be executed might had been changed by the user. In that case, the changed value is to be updated and displayed in the 7-segment window.

Entry Parameters Calling at	: F000:F	: none 5534
Instruction Codes: F534 - 8B 46 64 F537 - 89 47 4E F53A - 8B 47 66 F53D - 89 47 50 F540 - 8A 47 68	: mov : mov : mov : mov : mov	ax,[bx+64h] [bx+4Eh],ax ax,[bx+66h] [bx+50h],ax BYTE PTR [bx+68h]
F546 - CB	: ret	BITELIK [0x+000]

Subroutine - 13 (SUR#13)

Purpose:

Used by monitor program while displaying the contents of AL,AH,BL,BH,.....,DL,DH. This subroutine formats the data for displaying in the desired way.

Entry Parameters Calling at	: none : F000:	0C60	
Instruction Codes: 0C60 - 88 47 4F 0C63 - 9A 7C F4 00 F0 0C68 - C7 47 42 00 00 0C6D - C7 47 48 00 00 0C72 - C7 47 4A 00 00 0C77 - CB	: mov : call : mov : mov : mov : ret	BYTE PTR [bx+4Fh],al SUR#8 WORD PTR [bx+42h],0000h WORD PTR [bx+48h],0000h WORD PTR [bx+4Ah],0000h	; xfer AH to Tx ; xlate T2 into T1 ; blank D2D1 of T1 ; blank D8D7 of T1 ; blank D10C9 of T1 ;


5.6 Stand-alone Routines

RUT - 1 : (Routine - 1)

.Purpose:

To convert analog signal inputted to the ADC. The circuit diagram is given below, The data will be displayed at D2D1 position of the output device. The remaining positions of the display will remain blank.

Circuit Diagram:





Test Procedure:

- 1. Connect a 10K variable resistor in the breadboard of the trainer. Connect +5 and 0V across its terminals.
- 2. Connect the wiper of the potentiometer at the Analog-in terminal (pin-6) of the ADC .
- 3. Reset the trainer pressing the RST key.
- 4. Execute at F000:0800

5. After executing the following program. If the potentiometer is varied, the Display should vary also...

Instruction Codes:

0800 - BA 00 30	: mov	dx,3000h	; point at the Control Register of ADC
0803 - EE	: out	dx,al	; write function generates low going pulse.
0804 - B9 02 00	: mov	cx,0002h	; to start ADC, delay parameter for convert.
0807 - E2 EE	: loop	F000:0807	; wait until conversion is done
0809 - EC	: in	al,dx	; reading data from the ADC
080A - 88 47 4E	: mov	BYTE PTR [bx+4Eh],al	; data placed at T2 of the reserved RAM
080D - 9A 7C F4 00 F0	: call	SUR#8	; convert T2 into T1
0812 - C7 47 44 00 00	: mov	WORD PTR [bx+44h],0000h	; blanking positions D4D3
0817 - C7 47 46 00 00	: mov	WORD PTR [bx+46h],0000h	; blanking positions D6D5 of the display
081C - C7 47 48 00 00	: mov	WORD PTR [bx+48h],0000h	; blanking positions D8D7 of the display
0821 - C7 47 4A 00 00	: mov	WORD PTR [bx+4Ah],0000h	; blanking positions D9 of the display
0826 - 9A B6 FF 00 F0	: call	SUR#3	; transfer T1 into display RAMs of 8279
082B - B9 FF FF	; mov	cx,0FFFFh	; delay para for sampling ADC
082F - E2 FE	: loop	F000:082F	; wait until delay is done
0830 - EA 00 08 00 F0	: jmp	F000:0800	; acquire ADC's data again and display
			3

RUT - 2 : (Routine - 2)

Does not exist.

RUT - 3 : (Routine -3)

Purpose: When executed, the scan code of the keys (after pressing down the keys), appear at D4D3 position of the display window. D6D5 positions show the key matrix. For example, S_43 14 means that S = switch, 43 = key K43, 14 =

scan code of the key. This routine uses LUT-4 for conversion processes. This is to note that the present routine assumes that there is missing keys in the 1st row. Therefore the physical 1st row of the key pad appears as 2nd row while displaying the key's scan code.

Execution at : F000:0700

Instruction codes: F0700 - BA 00 20	: mov	dx,2000h	;
F0830 - EA 00 08 00 F0		F000:0800	; loop

RUT - 4 : (Routine - 4)

Purpose:

To establish communication between the 8086 Trainer and the IBM-PC. The communication will be implemented using COM1 port of the IBM-PC. Data transmitted from the trainer keyboard will be received by the IBM-PC and will be displayed in the CRT monitor. Data transmitted by the keyboard will also be received by the 8086 trainer and will be displayed at D2D1 positions of the trainer. The interface hardware between the 80866 trainer and the IBM-PC is shown at page-83. To test the functionality of this interfacing experiment, follow all the steps accurately as described below:-

- 01. Use hookup wires and built the circuit of page-83 in the trainer's breadboard.
- 02. Manually initialize vector table for 'int 20h' in order to receive the data sent by the IBM-PC. The ISR is at ROM location F07A0.
- 03. Manually initialize vector table for 'int 22h' in order to transmit data entered from the trainer's keyboard. An ISR is already in EPROM at location F07D0h.
- 04. Using Macro-Assembler, assemble the following terminal emulation program adopted from [5]. Run it.

MYSTACK	SEGMEN	√T stack	RDCHAI	R:	mov	ah,02h
	DW	200 dup(0)			int	14h
STKTOP	LABEL	word		mov	dl.al	
MYSTACK	ENDS			mov	ah,02h	
				int	21h	
MYCODE	SEGMEN		KYBD:		mov	ah,01h
	ASSUME	E cs:MYCODE, ss:MYSTACK		int	16h	
START:	mov	ax, MYSTACK		jnz	RDKY	
	mov	ss,ax		jmp	CHKAGN	4
	mov	sp. OFFSET STKTOP	RDKY:		mov	ah,00h
				int	16h	
	mov	al,00h		mov	dx,0000h	
	mov	dx,0000h		mov	ah,01h	
	mov	al,110001115		int	14h	
	int	14h		jmp	CHKAGN	4
<i></i>	sti		MYCODE	ENDS		
CHKAGN:	πιον	dx,0000h		END		
	mov	ah,03h				
	int	14h				
	test	ah,01h				
	jnz	RDCHAR		•		
	jmp	KYBD				

05. Initialize the 8259 for base type code 20h for IR0. 8251 for 4800 Baud rate, no parity, 2 stop bits. Execute at F0740h


06. Press any key in the trainer. The character 'A' will appear in the CRT of the IBM-PC.

07. Press any key in the keyboard of the IBM-PC. The corresponding ASCII code will appear at D2D1 positions of the 8086 trainer.

08. Now open the EPROM locations for the initialization routines of 8259 and 8251. Disassemble them and read carefully.

09. Also open the codes of the ISRs for 'int 20h' and 'int 22h'. Read them carefully.

84



5.7 Data Tables

A: Lookup Table - 1 (LUT - 1)

The following ROM locations are fused with the data shown against them. This lookup table is used by SUR#4 to derive the cc-codes corresponding to a hex-digit-key on the key pad of the 8086 trainer.

Location	= CS : OFF +	Key Scan Code	= Data	r Fused	(cc-code	es)	Digit
FFFDE	= F000 ; FFD0 +	0E	= 3F				0
FFFDD .	= F000 : FFD0 +	0D	= 06				1
FFFE5	= F000 : FFD0 +	15	= 5B				2
FFFED	= F000 : FFD0 +	1D	= 4 F				3
FFFDC	= F000 : FFD0 +	0C	= 66				4
FFFE4	= F000 : FFD0 +	14	= 6D				5
FFFEC	= F000 : FFD0 +	1C	= 7D				6
FFFDB	= F000 : FFD0 +	0B	= 07				7
FFFE3	= F000 : FFD0 +	13	= 7F				8
FFFEB	= F000 : FFD0 +	1B	= 6F				9
FFFDA	= F000 : FFD0 +	0A	= 77				А
FFFE2	= F000 : FFD0 +	12	= 7C				В
FFFEA	= F000 : FFD0 +	1A	= 39				С
FFFD9	= F000 : FFD0 +	09	= 5E				·D
FFFE1	= F000 : FFD0 +	11	= 79				Е
FFFE9	= F000 : FFD0 +	19	= 71				F

B: Lookup Table - 2 (LUT - 2)

The following ROM memory locations are fused with the data shown against them. This lookup table is usedbu SUR#5 to convert cc-codes of T1 of the reserved RAM space to unpacked hex.

Location	= CS : OFF +	CC-Codes	= Data Fused (cc-codes)
FFF3F	= F000 : FF00 +	3F	= 00
FFF06	= F000 : FF00 +	06	= 10
FFF5B	= F000 : FF00 +	5B	= 20
FFF4F	= F000 : FF00 +	4F	= 30
FFF66	= F000 : FF00 +	66	= 40
FFF6D	= F000 : FF00 +	6D	= 50
FFF7D	= F000 : FF00 +	7D	= 60
FFF07	= F000 : FF00 +	07	= 70
FFF7F	= F000 : FF00 +	7F	= 80
FFF6F	= F000 : FF00 +	6F	= 90
FFF77	= F000 : FF00 +	77 .	= A0
FFF7C	= F000 : FF00 +	7C	= B0
FFF39	= F000 : FF00 +	39	= C0
FFF5E	= F000 : FF00 +	5E	= D0
FFF79	= F000 : FF00 +	79	= E0
FFF71	= F000 : FF00 +	71	= F0

C: Lookup Table - 3 (LUT - 3)

The following ROM locations are fused with the data shown against them. This lookup table is used by Sur#8 to convert packed hex of T2 of the reserved Ram into cc-code.

Location	= CS : OFF +	X0	= Data Fused (cc-codes)
FFE00	= F000 : FE00 +	00	= 3F
FFE10	= F000 : FE00 +	· 10	= 06
FFE20	= F000 : FE00 +	20	= 5B
FFE30	= F000 : FE00 +	30	= 4F
FFE40	= F000 : FE00 +	40	= 66
FFE50	= F000 : FE00 +	50	= 6D
FFE60	= F000 : FE00 +	60	= 7D
FFE70	= F000 : FE00 +	70	= 07
FFE 80	= F000 : FE00 +	80	= 7F
FFE90	= F000 : FE00 +	90	= 6F
FFEA0	= F000 : FE00 +	A0	= 77
FFEB0	= F000 : FE00 +	B0	= 7C
FFEC0	= F000 : FE00 +	C 0	= 39
FFED0	= F000 : FE00 +	D0	= 5E
FFEE0	= F000 : FE00 +	E0	= 79
FFEF0	= F000 : FE00 +	FO	= 71

D: Lookup Table - 4 (LUT-4)

The following ROM locations are fused with the data shgown against them. This lookup table is used by the stanad-alone routine RUT-3 of section-5.6.

Location	= CS : OFF +	Key Scan Code	= Data Fuse	d (Key Position)	Key
FFE01	= F000 : FE00 +	01	= 11		KII
FFE09	= F000 : FE00 +	09	= 12		K12
FFE11	= F000 : FE00 +	11 ·	= 13		K13
FFE19	= F000 : FE00 +	19	= 14		K14
FFE02	= F000 : FE00 +	02	= 21		K21
FFE 0A	= F000 : FE00 +	0A	= 22		K22
FFE12	= F000 : FE00 +	12	= 23		K23
FFEIA	= F000 : FE00 +	1A	= 24		K24
FFE03	= F000 : FE00 +	03	= 31		K31
FFE0B	= F000 : FE00 +	0B	= 32		K32
FFE13	= F000 : FE00 +	13	= 33		K33
FFE1B	= F000 : FE00 +	1B	= 34	· 	K34
FFE04	= F000 : FE00 +	04	= 41		K41
FFE0C	= F000 : FE00 +	0C	= 42		K42
FFE14	= F000 : FE00 +	14	= 43		K43
FFE1C	= F000 : FE00 +	1C	= 44		K44
FFE05	= F000 : FE00 +	05	= 51		K51
FFE0D	= F000 : FE00 +	0D	= 52		K52
FFE15	= F000 : FE00 +	15	= 53		K53
FFE1D	= F000 : FE00 +	ID .	= 54		K54
FFE06	= F000 : FE00 +	06	= 61		K61
FFE0E	= F000 : FE00 +	0E	= 62		K62
FFE16	= F000 : FE00 +	16	= 63		K63

5.8 Interrupt Vector Table

Say, the 8086 CPU is executing some instructions of a program. This is its normal course of action. The CPU can be asked to stop the current task momentarily and spare some times to do a side job and then return back to the interrupted program. This is called 'interrupting' the CPU and this interruption can be done in the following ways:-

- 1. A low-to-high signal at the NMI input of the CPU. This is called externally triggered hardware interrupt.
- 2. A high level signal at the INTR input of the CPU. This is also called externally triggered hardware interrupt.
- 3. Inserting a special instruction like 'int 05h' in the program. This is called internally triggered software interrupt.
- 4. Some conditions are generated as a result of the execution of an instruction. This condition e.g., 'dividing an operand by zero' forces the CPU to suspend the current program execution and divert to an interrupt service routine. Interrupt 'int 00h int 04h' are of these type.

The CPU after being interrupted, wants to know the starting address of the 'Interrupt Service Routine (ISR)'. The starting address is a 20-bit physical address and is provided in the form of CS:IP called 'Interrupt Pointer' or 'Interrupt Vector'. The values of the CS and IP have to be initialized before hand by the users before interrupting the processor.

Intel has said that its 8086 CPU does support to have ISRs starting addresses at 256 different 'Places' in the memory. Here 'Place' means a 20-bit physical address and is definable by the users. This also means that the CPU can respond to 256 different interrupts, each interrupt has its unique 20-bit starting address somewhere in the memory. Intel has named these 256 interrupts as 'int 00h - int FFh'. The starting address of the ISR for each of the interrupts is of 4-bytes wide and is composed of CS(CS_H, CS_L): IP (IP_H,IP_L).

Since, these 4-bytes data are definable by the user and could be anywhere in the memory, a suitable way of implementing this concept is to declare 4-RAM locations for each of the possible interrupt types. Hence, a total of 1024 bytes of RAM locations are required to accommodate 256 interrupts. And accordingly, Intel has allocated space 00000h - 003Fh to contain the starting addresses of the interrupts. This RAM space is called Interrupt vector Table'.

- Q-1: How does the Interrupt Pointer do correspond to an Interrupt Type?
- A-1: Intel says that if there is a low-to-high transition signal at the NMI input of the 8086 CPU. the CPU will make a jump to an interrupt service routine whose starting address could be formed from the contents of the following memory locations of the interrupt vector table:-00008 - IP_L, 00009 - IP_H, 0000A - CS_L, 0000B - CS_H

The first RAM location is 00008h which when divided by 04h gives 2. So, Intel says that this particular type of interrupt will be called by the name 'int 02h'. And accordingly, if an interrupt called 'Overflow Interrupt (due to an arithmetic operation on two unsigned numbers, the result of which exceeds the capacity of the destination register or memory)' is named as 'int 04h', and the starting address of the ISR for this interrupt will be found at the following RAM locations of IVT.

4x4 = 16 decimal : 00010 - IP_L, 00011 - IP_H, 00012 - CS_L, 00013 - CS H

Hence, if the interrupt type is known, the first point of the vector table can be found by multiplying the 'interrupt type' by 04h. Now, a look may be made at the Interrupt vector Table chart at page-87.

	007 KS H FO auto 006 KS H RO Defined 004 Hp H 28 by 5/5 pro	SOFT 00000 KS H USER'S DEFINABLE	SOFT 00000 KS H USER'S DEFINABLE	00013 <u>55 4</u> 00011 <u>15 7</u> USER'S DEFINABLE	Software or Hardware	Defining as										33 81100			UUSFT.L. USEWK'S DETINABLE	VECTOR TABLE SPA
Pre Defined Interrupt Int OCh divide-by-zero	Pre Defined Interrupt Int Dik Single Step	Pre Defined Interrupt NMI 02h	Pre Defined Interrupt Int 035 Break Point Set	Pre Defined Interrupt Int 045 Overflow Fals	1nt 055		action-6.9	 Section-6.9.5	Ň	Section-6.9.5	Lot 43h EXINTR of 8256	Timer of Counter-5/3 Section-6.9.5	Serial Receiver of 8256	Section-6.9.5	טן נו	Counter-4/2 of 8256	୍ୟ (Timering of Dorting	e_L_int FFA	_
DEPARTMENT OF COMPUTER SCIECE & ENGG : BUET fitle																· · ·				

¢

Fig - 5.8 : Data Structure for Interrupt Vector Table

5.9 Memory Space Map

The break up of the total memory space of 1 Mbytes addressable by the 8086 microprocessor is given below. The tabular form of this break up is shown at page-109.

Memory Space Range 00000 - 003FF	Amount in Bytes 1024 Bytes	Used By Interrupt vector Table
00400 - 004FF	256 Bytes	Monitor Program]
00500 - 0FBFF	63232 Bytes	Users RAM for writing program
0FC00 - 0FFFF	1024 Bytes	Stack Memory
10000 - EFFFF	851968 Bytes	Available for external decoding
F0000 - FFFFF	65536 Bytes	EPROM Space

EPROM:

A large amount of space is blank. The monitor program and other utility programs have occupied only at best 16kbytes of EPROM space. The blank space can be used by the programmer for storing the control programs and etc.

RAM:


The RAM space has to be used with caution so that no user instruction by mistake address the reserved RAM space. There is no fence register in order to guard such unwanted accesses.

Free Undecoded Memory Space:

A space from 10000h - EFFFFh is available to the user for inserting more memory devices in the system should there arises such requirements. The user has to consult the memory decoder of the trainer (section - 4.3) for designing the new decoder. This is to ensure that the user decoder does decode the undecoded space as shown in the memory space map.

Stack Memory:

The stack memory is allocated from the same RAM chips as for the users memory. The total allocated space is 1024 bytes. The user has to take care of the limited amount of stack while calling subroutines in the program so that the stack does not penetrate the users RAM space.



: Memory Map Table S. n.

2

5.10 Port Space Map

Refer to Figure-5.10.

Total Ports supported by 8086 microprocessor	: 64 Kbytes
Port Address assuming all the port are variable	: 0000, 0001, 0002,,FFFE, FFFF
Even addressed variable Port Odd addressed variable Port	: 0000, 0002,,FFFC, FFFE : 0001, 0003,,FFFD, FFFF
Total Fixed Port supported by 8086 microprocessor Even addressed Fixed Port Odd addressed Fixed Port	: 256 Bytes : 00, 02,,FE : 01, 03,,FF
On Board Port Status	

• •

IC Designation	Туре	Purpose	No of Interna	al Register	
U10	8279	Keyboard/Display Inter	face 2		

Port Allocation Status

1 0/1 /11/004400		
Port No	Variable/Fixed Port	Assigned to
0000	Variable	Data Register of U10
0001	variable	available for decoding
0002	variable	Control Register or Status register of U10
0004 - 0FFE	even variable	Shadows of U10's registers addresses
0003 - FFFF	odd variable	available for decoding
00 - FE	even addressed Fixed	Can not used. Occupied by U10
01 - FF	odd addressed Fixed	available for decoding
1000 - 1FFE	even addressed variable	dependent and evaluation at 11-15 affates to increase
1000 - 1FFE	odd addressed variable	decoded and available at J1-15 of the trainer
1001 - 1111	oud addressed variable	available for decoding
2000 - 2FFE	even addressed variable	decoded and available at J1-14 of the trainer
2001 - 2FFF	odd addressed variable	available for decoding
3000 - 3FFE	even addressed variable	decoded available at J1-15 of the trainer
3001 - 3FFF	odd addressed variable	available for decoding
		ž
4000 - FFFE	even addressed variable	available for decoding
4001 - FFFF	odd addressed variable	available for decoding
		5




Fig - 5.10 : Port Space Map Table

5.11 Reserved RAM Space Map Refer to Figure - 5.11.

Space/ Space Range 00400	Used By Monitor Program (MP)	Purpose to store Key's Scan Code
00401 - 00421	Monitor Program	as Flags
00422 - 0043D	Single Step Routine of MP	to store and retrieve registers
0043E	Monitor Program	as Flag
0043F - 00441	Monitor Program	a counters for printing at etc.
00442 - 00445 00446 - 0044A	Monitor Program Monitor Program	holding cc-codes of data for display at D3 - D1 holding cc-codes of data for display at D9-D4
0044B	None	
0044C - 0044D	Printing Routine of MP	contains the printing Position (PP) the offset part of the location of D9-D1 of T1
0044E - 0044F	МР	Hex format of the values D4-D1 of T1 DF = Data Field
00450 - 00452	МР	Hex format of D9-D5 of T1 OF= Offset Field, AF=Address Field, SF=Segment Field
00453		
00454 - 0045C	МР	unpacked Hex format of D9-D1 of T1 SC = Segment Code.
0045D	MP	for conformity
0045E - 00462	МР	for executing a user program PROG EXE = program Execution
00463		
00464 - 00468	Single Step Routine of MP	for keeping track of the next instruction to be executed.
00469		
0046A - 00473	МР	as Flags
00474 - 004FF	restricted use by programmer	for data/code storage

_




Fig - 5.11 : Memory Map Table for Reserved RAM Space

INTEGRATED PERIPHERAL MODULE

6.1 Introduction and Board Layout

Introduction

The trainer board should contain all the common peripheral controllers, and thus the board would certainly become dense. The PCB artwork for this highly denser board could not be manufactured locally, owing to non-availability of the required technology here. Therefore, it has been decided that a separate PCB module can be made which would contain the ommon peripheral controllers.

Board Layout




Fig - 6.1 : Board Layout Diagram

6.2 Components Description

Circuit	Description	Туре	Qty	Part No	Vendor
Ul	3-to-8 Decoder	74LS138	1		Signetics
U2	Multi-function UART	8256	1		Siemens
U3,U5	3-Ch Program Interval Timer	8253	2		NEC
U4	TTL-to-RS232 Converter	MC1488	1		Motorola
U6	RS232-to-TTL Converter	MC1489	1		Motorola
U7	Analog-to-Digital Converter	AD0804	I		Signetics
U 8	8-Channel Analog Multiplexer	DG508	1		Harrish
U9	Digital-to-Analog Converter	AD558	1		Burr-Brown
C1-C9	Decoupling capacitors	0.1 uF/63V	9		
J01	Edge Connector	16-Pin DIL	1 .		
J02	Edge Connector	40-Pin DIL	1		
J03	Edge Connector	12-Pin DIL	1		
J04	Edge Connector	40-Pin DIL	1		
J05	Edge Connector	12-Pin DIL	. 1		
J06	Edge Connector	12-Pin DIL	1		
J07	Edge Connector	38-Pin DIL	1		
J08	Edge Connector	8-Pin DIL	1		
.10 9	Edge Connector	6-Pin DIL	1	<u> </u>	

ConnectorInputSignalRemarks $J01-03$ Input $+3V$ Power Supply Live and Return $J01-03$ InputCS7/Decoded Port Select Line From 8086 Trainer $J01-04$ InputA11Address Line $J01-05$ InputA09Address Line $J01-06$ InputA09Address Line $J01-07$ InputA02Address Line $J01-01$ Input/OutputAD00Data Line D0 $J02-02$ Input/OutputAD01Data Line D1 $J02-03$ Input/OutputAD02Data Line D3 $J02-04$ Input/OutputAD04Data Line D4 $J02-06$ Input/OutputAD05Data Line D4 $J02-06$ Input/OutputAD05Data Line D7 $J02-07$ Input/OutputAD06Data Line D7 $J02-09$ InputRD7Read Activate Signal $J02-10$ InputRD7Read Activate Signal $J02-11$ InputNT/Interrupt Acknowledge Signal $J02-12$ InputNTA/Interrupt Signal from 8236-U2 $J02-13$ InputNTA/Interrupt Signal from 8236-U2 $J02-14$ OutputRSTHardware RESET Signal $J02-18$ InputNTA/Interrupt Signal from 8232-Format $J02-19_20$ Input/OutputOV	6.3 Signal S	Signatures		
101-01,02Input $+5V$ Power Supply Live and Return $101-03$ InputCS7/Decoded Port Select Line From 8086 Trainer $101-04$ InputA11Address Line $101-05$ InputA10Address Line $101-06$ InputA09Address Line $101-07$ InputA02Address Line $101-08$ InputA01Address Line $101-01$ Input/OutputAD00Data Line D0 $102-02$ Input/OutputAD01Data Line D1 $102-03$ Input/OutputAD03Data Line D3 $102-04$ Input/OutputAD04Data Line D3 $102-05$ Input/OutputAD06Data Line D4 $102-06$ Input/OutputAD06Data Line D5 $102-07$ Input/OutputAD06Data Line D7 $102-08$ Input/OutputAD07Data Line D7 $102-08$ Input/OutputAD07Data Line D7 $102-10$ InputRD/Read Activate Signal $102-11$ InputRD/Read Activate Signal $102-12$ InputRSTHarware RESET Signal $102-14$ OutputINTInterrupt Signal from 8256-U2 $102-16$ InputENT (EXITN) External Interrupt Signal from 8232 Format $103-02$ Input/OutputOVInput/Output $103-03$ OutputTxRSTransmitting Data in RS232 Format $103-04$ Input/OutputOVInput/Output $104-01$ Input/OutputOV<	Connector	Input/Output	Signal	Remarks
101-03InputCS7/Decoded Port Select Line From 8086 Trainer101-04InputA11Address Line101-05InputA10Address Line101-06InputA09Address Line101-07InputA02Address Line101-08InputA00Data Line D1101-03Input/OutputAD00Data Line D1101-04Input/OutputAD02Data Line D1102-02Input/OutputAD03Data Line D3102-03Input/OutputAD04Data Line D4102-04Input/OutputAD05Data Line D4102-05Input/OutputAD06Data Line D7102-06Input/OutputAD06Data Line D7102-09Input/OutputAD07Data Line D7102-09InputRD/Read Activate Signal102-10InputRD/Read Activate Signal102-11InputRTHadware RESET Signal102-12InputRSTHadware RESET Signal102-13InputINTA/Interrupt Signal fon 8256-U2102-14OutputINTInterrupt Signal fon 8256-U2102-15InputCLK1024 Clock into 8256 (U2),8253(U3,U5),U7102-19,20Input/OutputOV	J01-01,02	Input	-	Power Supply Live and Return
J01-05InputA 10Address Line $J01-06$ InputA09Address Line $J01-07$ InputA02Address Line $J01-08$ InputA01Address Line $J01-08$ InputAD00Data Line D0 $J02-02$ Input/OutputAD01Data Line D1 $J02-03$ Input/OutputAD02Data Line D3 $J02-04$ Input/OutputAD03Data Line D4 $J02-05$ Input/OutputAD06Data Line D6 $J02-06$ Input/OutputAD06Data Line D6 $J02-06$ Input/OutputAD07Data Line D7 $J02-07$ Input/OutputAD07Data Line D6 $J02-08$ Input/OutputAD07Data Line D6 $J02-101$ InputRD/Read Activate Signal $J02-102$ InputRD/Read Activate Signal $J02-11$ InputRSTHardware RESET Signal $J02-12$ InputINT A/Interrupt Signal for 8256-U2 $J02-13$ InputINT (EXINT)External Interrupt Signal to 8256-U2 $J02-14$ OutputINTInterrupt Signal in RS232 format $J03-01$ InputRxRSReceiving Data in RS232 format $J03-02$ Input/RxRSTransmitting Data in RS232 Format $J03-03$ OutputTxRSTransmitting Data in RS232 Format $J03-04$ OutputTxRSTransmitting Data in TTL Format $J03-05$ Input/OutputQV $J03-06$ Input/Outpu	J01-03	Input	CS7/	
J01-06InputA09Address LineJ01-07InputA02Address LineJ01-08InputA01Address LineJ01-08Input/OutputAD00Data Line D0J02-02Input/OutputAD01Data Line D1J02-03Input/OutputAD03Data Line D2J02-04Input/OutputAD04Data Line D5J02-05Input/OutputAD06Data Line D5J02-06Input/OutputAD07Data Line D7J02-07Input/OutputAD06Data Line D7J02-08Input/OutputAD07Data Line D7J02-10InputRD/Read Activate SignalJ02-11InputRD/Read Activate SignalJ02-12InputNTA/Interrupt Acknowledge SignalJ02-13InputINTA/Interrupt Signal for 8256-U2J02-14OutputINTInterrupt Signal to 8256-U2J02-15InputEINT (EXINT)External Interrupt Signal to 8256-U2J02-16InputCLKI024 Clock into 8232 formatJ03-01InputRxRSReceiving Data in RS232 formatJ03-02InputRxRSTransmitting Data in RS232 formatJ03-03OutputTXRSTransmitting Data in RS232 formatJ03-04OutputOVInput/OutputJ03-05Input/OutputOVJ04-01Input/OutputOVJ04-01Input/OutputQVJ04-01Input/OutputQV	J01-04	Input	A11	Address Line
J01-07InputA02Address LineJ01-08InputA01Address LineJ01-08InputAD00Data Line D0J02-02Input/OutputAD01Data Line D1J02-03Input/OutputAD02Data Line D3J02-04Input/OutputAD03Data Line D3J02-05Input/OutputAD04Data Line D4J02-06Input/OutputAD06Data Line D4J02-07Input/OutputAD07Data Line D6J02-08Input/OutputAD07Data Line D7J02-09InputRD7Read Activate SignalJ02-10InputRD7Read Activate SignalJ02-11InputRD7Read Activate SignalJ02-12InputRSTHardware RESET SignalJ02-13InputINTA/Interrupt Acknowledge SignalJ02-14OutputINTAInterrupt Acknowledge SignalJ02-15InputCLK1024 Clock into 8256 -U2J02-19,20Input/OutputOV	J01-05	Input	A10	Address Line
J01-08InputA01Address LineJ01-01Input/OutputAD00Data Line D0J02-02Input/OutputAD01Data Line D1J02-03Input/OutputAD02Data Line D3J02-04Input/OutputAD04Data Line D4J02-05Input/OutputAD06Data Line D5J02-06Input/OutputAD07Data Line D6J02-07Input/OutputAD06Data Line D7J02-09InputAD07Data Line D7J02-09InputAD67Data Line D7J02-10InputRD7Read Activate SignalJ02-11InputRN/Write Activate SignalJ02-12InputRSTHardware RESET SignalJ02-13InputINT /Interrupt Acknowledge SignalJ02-14OutputINTInterrupt Signal row 8256-U2J02-15InputEINT (EXINT) External Interrupt Signal to 8256-U2J02-16InputCLKI024 Clock into 8256 (U2),8253(U3,U5),U7J02-17,18Input/Output+5VJ03-01InputRxRSReceiving Data in RS232 formatJ03-02Input/OutputTxRSTransmitting Data in RS232 formatJ03-03OutputTxRSTransmitting Data in RS232 formatJ03-04OutputTxRSTransmitting Data in TTL FormatJ03-05Input/OutputQ7-J04-01Input/OutputQ7J04-02InputRxTReceiving Data in TTL FormatJ04-0	J01-06	Input	A09	Address Line
J01-01Input/OutputAD00Data Line D0J02-02Input/OutputAD01Data Line D1J02-03Input/OutputAD02Data Line D3J02-04Input/OutputAD03Data Line D3J02-05Input/OutputAD04Data Line D5J02-06Input/OutputAD06Data Line D5J02-07Input/OutputAD07Data Line D7J02-08Input/OutputAD07Data Line D7J02-10InputRD/Read Activate SignalJ02-11InputRD/Read Activate SignalJ02-12InputNTA/Interrupt Acknowledge SignalJ02-13InputINTA/Interrupt Acknowledge SignalJ02-14OutputINTInterrupt Acknowledge SignalJ02-15InputCLKI024 Clock into 8256-U2J02-16InputCLKI024 Clock into 8256 (U2),8253(U3,U5),U7J02-19,20Input/Output $4xRS$ Receiving Data in RS232 formatJ03-01InputRxRSReceiving Data in RS232 formatJ03-02InputRxRSTransmitting Data in RS232 FormatJ03-03OutputTxRSTransmitting Data in RS232 FormatJ03-04Input/OutputOV	J01-07	Input	A02	Address Line
J02-02Input/OutputAD01Data Line D1J02-03Input/OutputAD02Data Line D2J02-04Input/OutputAD04Data Line D3J02-05Input/OutputAD04Data Line D4J02-06Input/OutputAD06Data Line D6J02-07Input/OutputAD06Data Line D7J02-09InputALEAddress Latch SignalJ02-10InputREAddress Latch SignalJ02-11InputRSTHardware RESET SignalJ02-12InputINTA/Interrupt Acknowledge SignalJ02-13InputINTA/Interrupt Signal from 8256-U2J02-14OutputINTInterrupt Signal from 8256-U2J02-15InputEINT (EXINT)Extendal Interrupt Signal to 8256-U2J02-19,20Input/OutputOV	J01-08	Input	A01	Address Line
J02-02Input/OutputAD01Data Line D1J02-03Input/OutputAD02Data Line D2J02-04Input/OutputAD04Data Line D3J02-05Input/OutputAD04Data Line D4J02-06Input/OutputAD06Data Line D6J02-07Input/OutputAD06Data Line D7J02-09InputALEAddress Latch SignalJ02-10InputREAddress Latch SignalJ02-11InputRSTHardware RESET SignalJ02-12InputINTA/Interrupt Acknowledge SignalJ02-13InputINTA/Interrupt Signal from 8256-U2J02-14OutputINTInterrupt Signal from 8256-U2J02-15InputEINT (EXINT)Extendal Interrupt Signal to 8256-U2J02-19,20Input/OutputOV				
J02-03Input/OutputAD02Data Line D2J02-04Input/OutputAD03Data Line D3J02-05Input/OutputAD04Data Line D4J02-06Input/OutputAD05Data Line D5J02-07Input/OutputAD06Data Line D6J02-08Input/OutputAD07Data Line D7J02-09InputALEAddress Latch SignalJ02-10InputRD/Read Activate SignalJ02-11InputRSTHardware RESET SignalJ02-12InputINTA/Interrupt Acknowledge SignalJ02-13InputEINT (EXINT)External Interrupt Signal form 8256-U2J02-16InputCLKI024 Clock into 8256 (U2),8253(U3,U5),U7J02-19,20Input/Output+5V		•		
J02-04Input/OutputAD03Data Line D3J02-05Input/OutputAD04Data Line D4J02-06Input/OutputAD06Data Line D5J02-07Input/OutputAD06Data Line D6J02-08Input/OutputAD07Data Line D7J02-09InputALEAddress Latch SignalJ02-10InputRD/Read Activate SignalJ02-11InputWR/Write Activate SignalJ02-12InputRSTHardware RESET SignalJ02-13InputINTA/Interrupt Signal from 8256-U2J02-14OutputINTInterrupt Signal from 8256-U2J02-15InputEINT (EXINT) External Interrupt Signal to 8256-U2J02-16InputCLK1024 Clock into 8256 (U2),8253 (U3,U5),U7J02-17,18Input/Output+5VJ02-19,20InputRxRSReceiving Data in RS232 FormatJ03-01InputRxRSTransmitting Data in RS232 FormatJ03-02InputTxRSTransmitting Data in TL FormatJ03-03OutputTxRSTransmitting Data in TL FormatJ03-04Input/Output0V				
J02-05Input/OutputAD04Data Line D4J02-06Input/OutputAD05Data Line D5J02-07Input/OutputAD06Data Line D7J02-08Input/OutputAD07Data Line D7J02-09InputALEAddress Latch SignalJ02-10InputRD/Read Activate SignalJ02-11InputRD/Read Activate SignalJ02-12InputRSTHardware RESET SignalJ02-13InputINTA/Interrupt Acknowledge SignalJ02-14OutputINTHnterrupt Signal from 8256-U2J02-15InputEINT (EXINT)External Interrupt Signal to 8256-U2J02-16InputCLK1024 Clock into 8256 (U2),8253(U3,U5),U7J02-17,18Input/Output $+5V$ J02-19,20Input/Output $0V$ J03-01InputRxRSReceiving Data in RS232 formatJ03-02InputTxRSTransmitting Data in RS232 FormatJ03-03OutputTxRSTransmitting Data in TTL FormatJ03-04Output $0V$ Input/OutputJ03-05Input/Output $0V$ J04-01Input/Output $0V$ J04-02InputRxTReceiving Data in TTL FormatJ04-03OutputTxTTransmitting Data in TTL FormatJ04-04Input/OutputP26"J04-05Input/OutputP26"J04-06"P23"J04-07"P21"J04-		• •		
J02-06Input/OutputAD05Data Line D5J02-07Input/OutputAD06Data Line D5J02-08Input/OutputAD07Data Line D7J02-09InputALEAddress Latch SignalJ02-10InputRD/Read Activate SignalJ02-11InputRD/Read Activate SignalJ02-12InputRSTHardware RESET SignalJ02-13InputINTA/Interrupt Acknowledge SignalJ02-14OutputINTInterrupt Signal from 8256-U2J02-15InputEINT (EXINT)External Interrupt Signal to 8256-U2J02-16InputCLK1024 Clock into 8256 (U2),8253(U3,U5),U7J02-17,18Input/Output+5VJ02-19,20Input/Output0VJ03-01InputRxRSReceiving Data in RS232 formatJ03-02InputRxRSReceiving Data in RS232 formatJ03-03OutputTxRSTransmitting Data in RS232 FormatJ03-04OutputTxRSTransmitting Data in TTL FormatJ03-05Input/Output0V				
J02-07Input/OutputAD06Data Line D6J02-08Input/OutputAD07Data Line D7J02-09InputALEAddress Latch SignalJ02-10InputRD/Read Activate SignalJ02-11InputRD/Write Activate SignalJ02-12InputRSTHardware RESET SignalJ02-13InputINTA/Interrupt Acknowledge SignalJ02-14OutputINTInterrupt Signal from 8256-U2J02-15InputEINT (EXINT)J02-16InputCLKI024 Clock into 8256 (U2),8253(U3,U5),U7J02-17,18Input/Output+5VJ02-19,20Input/OutputOVJ03-01InputRxRSReceiving Data in RS232 formatJ03-02InputRxRSTransmitting Data in RS232 formatJ03-03OutputTxRSTransmitting Data in RS232 FormatJ03-04OutputTxRSTransmitting Data in RS232 FormatJ03-05Input/Output0VJ03-06Input/Output0VJ04-01Input/Output0VJ04-02InputRxTReceiving Data in TTL FormatJ04-03OutputTxTTransmitting Data in TTL FormatJ04-04Input/OutputP26"J04-05Input/OutputP26"J04-06"P23"J04-07"P24"J04-08"P23"J04-09"P21"J04-10" <t< td=""><td></td><td>• •</td><td></td><td></td></t<>		• •		
J02-08Input/OutputAD07Data Line D7J02-09InputALEAddress Latch SignalJ02-10InputRD/Read Activate SignalJ02-11InputWR/Write Activate SignalJ02-12InputRSTHardware RESET SignalJ02-13InputINTA/Interrupt Acknowledge SignalJ02-14OutputINTInterrupt Signal from 8256-U2J02-15InputEINT (EXINT)External Interrupt Signal to 8256-U2J02-16Input/Output+5VJ02-17,18Input/Output+5VJ02-19,20Input/Output0VJ03-01InputRxRSReceiving Data in RS232 formatJ03-02InputRxRSReceiving Data in RS232 FormatJ03-03OutputTxRSTransmitting Data in RS232 FormatJ03-04OutputTxRSTransmitting Data in RS232 FormatJ03-05Input/Output0V		•		
J02-09InputALEAddress Latch SignalJ02-10InputRD/Read Activate SignalJ02-11InputRSTHardware RESET SignalJ02-12InputINTA/Interrupt Acknowledge SignalJ02-13InputINTA/Interrupt Acknowledge SignalJ02-14OutputINTInterrupt Acknowledge SignalJ02-15InputEINT (EXINT)External Interrupt Signal to 8256-U2J02-16InputCLKI024 Clock into 8256 (U2),8253(U3,U5),U7J02-17,18Input/Output+5V				
J02-10InputRD/Read Activate SignalJ02-11InputWR/Write Activate SignalJ02-12InputRSTHardware RESET SignalJ02-13InputINTA/Interrupt Acknowledge SignalJ02-14OutputINTInterrupt Signal from 8256 -U2J02-15InputEINT (EXINT)External Interrupt Signal to 8256 -U2J02-16InputCLKI024 Clock into 8256 (U2), 8253 (U3,U5),U7J02-17,18Input/Output+5V		• •		
J02-11InputWR/Write Activate SignalJ02-12InputRSTHardware RESET SignalJ02-13InputINTA/Interrupt Acknowledge SignalJ02-14OutputINTInterrupt Signal from 8256-U2J02-15InputEINT (EXINT)External Interrupt Signal to 8256-U2J02-16InputCLK1024 Clock into 8256 (U2),8253(U3,U5),U7J02-17,18Input/Output+5VJ02-19,20Input/Output0VJ03-01InputRxRSReceiving Data in RS232 formatJ03-02InputTxRSTransmitting Data in RS232 formatJ03-03OutputTxRSTransmitting Data in RS232 FormatJ03-04OutputTxRSTransmitting Data in RS232 FormatJ03-05Input/Output0V				0
J02-12InputRSTHardware RESET SignalJ02-13InputINTA/Interrupt Acknowledge SignalJ02-14OutputINTInterrupt Signal from $8256-U2$ J02-15InputEINT (EXINT)External Interrupt Signal to $8256-U2$ J02-16InputCLKI024 Clock into 8256 (U2), 8253 (U3, U5), U7J02-17, 18Input/Output+5V		-		
J02-13InputINTA/Interrupt Acknowledge SignalJ02-14OutputINTInterrupt Acknowledge SignalJ02-14OutputINTInterrupt Signal from $8256-U2$ J02-15InputEINT (EXINT)External Interrupt Signal to $8256-U2$ J02-16InputCLK1024 Clock into 8256 (U2), 8253 (U3,U5),U7J02-17,18Input/Output $+5V$		•		
J02-14OutputINTInterrupt Signal from 8256-U2J02-15InputEINT (EXINT)External Interrupt Signal to 8256-U2J02-16InputCLK1024 Clock into 8256 (U2),8253 (U3,U5),U7J02-17,18Input/Output $+5V$		•		÷
J02-15InputEINT (EXINT)External Interrupt Signal to 8256-U2J02-16InputCLK1024 Clock into 8256 (U2),8253 (U3,U5),U7J02-17,18Input/Output $+5V$		-		
J02-16InputCLK1024 Clock into 8256 (U2),8253(U3,U5),U7J02-17,18Input/Output $+5V$		-		
102-17,18Input/Output $+5V$ Input/Output $0V$ $102-19,20$ Input/Output $0V$		-		
J02-19,20Input/OutputOVJ03-01InputRxRSReceiving Data in RS232 formatJ03-02InputRxRSReceiving Data in RS232 FormatJ03-03OutputTxRSTransmitting Data in RS232 FormatJ03-04OutputTxRSTransmitting Data in RS232 FormatJ03-05Input/Output0VJ03-06Input/Output0VJ03-06Input/Output0VJ04-01Input/Output0VJ04-02InputRxTJ04-03OutputTxTJ04-04Input/OutputP27J04-05Input/OutputP26J04-06"P25"J04-07"P24"J04-08"P21"J04-10"P20"J04-11"P20"J04-12"P17"		-		1024 Clock into 8256 (U2),8253(U3,U5),U7
J03-01InputRxRSReceiving Data in RS232 formatJ03-02InputRxRSReceiving Data in RS232 FormatJ03-03OutputTxRSTransmitting Data in RS232 FormatJ03-04OutputTxRSTransmitting Data in RS232 FormatJ03-05Input/Output $0V$		•		
J03-02InputRxRSReceiving Data in RS232 FormatJ03-03OutputTxRSTransmitting Data in RS232 FormatJ03-04OutputTxRSTransmitting Data in RS232 FormatJ03-05Input/Output0V	J02-19,20	Input/Output	0V	
J03-02InputRxRSReceiving Data in RS232 FormatJ03-03OutputTxRSTransmitting Data in RS232 FormatJ03-04OutputTxRSTransmitting Data in RS232 FormatJ03-05Input/Output0V	J03-01	Input	RxRS	Receiving Data in RS232 format
J03-03OutputTxRSTransmitting Data in RS232 FormatJ03-04OutputTxRSTransmitting Data in RS232 FormatJ03-05Input/Output0VJ03-06Input/Output0VJ04-01Input/Output0VJ04-02InputRxTJ04-03OutputTxTJ04-04Input./OutputP27J04-05Input/OutputP26J04-06"P25"J04-07"P24"J04-08"P23"J04-10"P21"J04-11"P20"J04-12"P17"	J03-02	-		
J03-04OutputTxRSTransmitting Data in RS232 FormatJ03-05Input/Output0V	J03-03	-		
J03-05Input/OutputOVJ03-06Input/OutputOVJ04-01Input/OutputOVJ04-02InputRxTReceiving Data in TTL FormatJ04-03OutputJ04-04Input/OutputJ04-05Input/OutputJ04-06"P25"J04-07"P23"J04-09"P21"J04-10"P20"J04-12"P17"	J03-04	-		-
J03-06Input/OutputOVJ04-01Input/OutputOVJ04-02InputRxTReceiving Data in TTL FormatJ04-03OutputTxTTransmitting Data in TTL FormatJ04-04Input/OutputP271-Bit Signal from U2J04-05Input/OutputP26"J04-06"P25"J04-07"P24"J04-08"P23"J04-09"P22"J04-10"P21"J04-11"P20"J04-12"P17"	J03-05	•		· · · · · · · · · · · · · · · · · · ·
J04-01Input/Output0VJ04-02InputRxTReceiving Data in TTL FormatJ04-03OutputTxTTransmitting Data in TTL FormatJ04-04Input/OutputP271-Bit Signal from U2J04-05Input/OutputP26"J04-06"P25"J04-07"P24"J04-08"P23"J04-09"P22"J04-10"P21"J04-11"P20"J04-12"P17"	J03-06	· ·		
J04-02InputRxTReceiving Data in TTL FormatJ04-03OutputTxTTransmitting Data in TTL FormatJ04-04Input/OutputP271-Bit Signal from U2J04-05Input/OutputP26"J04-06"P25"J04-07"P24"J04-08"P23"J04-09"P21"J04-10"P21"J04-12"P17"				
J04-03 Output TxT Transmitting Data in TTL Format J04-04 Input/Output P27 1-Bit Signal from U2 J04-05 Input/Output P26 " J04-06 " P25 " J04-07 " P24 " J04-08 " P23 " J04-09 " P22 " J04-10 " P21 " J04-11 " P20 " J04-12 " P17 "			0V	
J04-04 Input./Output P27 I-Bit Signal from U2 J04-05 Input/Output P26 " J04-06 " P25 " J04-07 " P24 " J04-08 " P23 " J04-09 " P22 " J04-10 " P21 " J04-12 " P17 "			RxT	Receiving Data in TTL Format
J04-05 Input/Output P26 " J04-06 " P25 " J04-07 " P24 " J04-08 " P23 " J04-09 " P22 " J04-10 " P21 " J04-12 " P17 "		Output	ТхТ	Transmitting Data in TTL Format
J04-06 " P25 " J04-07 " P24 " J04-08 " P23 " J04-09 " P22 " J04-10 " P21 " J04-11 " P20 " J04-12 " P17 "		Input./Output	P27	1-Bit Signal from U2
J04-06 " P25 " J04-07 " P24 " J04-08 " P23 " J04-09 " P22 " J04-10 " P21 " J04-11 " P20 " J04-12 " P17 "	J04-05	Input/Output	P26	<c td="" ·<=""></c>
J04-07 " P24 " J04-08 " P23 " J04-09 " P22 " J04-10 " P21 " J04-11 " P20 " J04-12 " P17 "	J04-06	"	P25	44
J04-08 " P23 " J04-09 " P22 " J04-10 " P21 " J04-11 " P20 " J04-12 " P17 "	J04-07	"	P24	"
J04-09 P22 J04-10 " J04-11 " J04-12 "			P23	"
J04-11 " P20 " J04-12 " P17 "	J04-09	"	P22	
J04-12 " P17 "	.104-10	cc	P21	"
J04-12 P17	J04-11	"	P20	"
J04-13 " P16 "	.104-12		P17	"
	J04-13	66	P16	"

- . · · .

.

98

•

Connector	Input/Output	Signal	Remarks
J04-14	"	P15	·· · · · · · · · · · · · · · · · · · ·
J04-15	~	P14	~
J04-16	"	P13	
J04-17	"	P12	
J04-18	<u></u>	P11	"
J04-19		P10	
J04-20	Input/Output	+5V	Power Supply
J05-01	Input	GT0	Trigger Signal to Timer-0 of U3
J05-02	Output	OT0	Output signal from Timer-0 of U3
J05-03	Input	GT1	Trigger Input Timer-0 of U3
J05-04	Output	OT1	Output Signal from Timer-1 of U3
J05-05	Input	GT2	Trigger Input to Timer-2 of U3
J05-06	Output	OT2	Output signal from Timer-2 of U3
J06-01	Input	GT0	Trigger Signal to Timer-0 of U5
J06-02	Output	OT0	Output signal from Timer-0 of U5
J06-03	Input	GT1 ·	Trigger Input Timer-0 of U5
J06-04	Output	OTI	Output Signal from Timer-1 of U5
J06-05	Input	GT2	Trigger Input to Timer-2 of U5
- J06-06	Output	OT2	Output signal from Timer-2 of U5
J07-01	Input	IN0+	Analog Ch-0 Input
J07-02	"	IN0-	Analog Ch-0 Return
J07-03	66	INI+	Analog Ch-1 Input
J07-04	Input.	IN1-	Analog Ch-1 Return
J07-05	Input	IN2+	Analog Ch-2 Input
J07-06	"	IN2-	Analog Ch-2 Return
J07-07	• 66	IN3+	Analog Ch-3 Input
J07-08	cc	IN3-	Analog Ch-3 Return
J07-09	CC	IN4+	Analog Ch-4 Input
J07-10	۲۵	IN4-	Analog Ch-4 Return
J07-11	دد	IN5+	Analog Ch-5 Input
J07-12	"	IN5-	Analog Ch-5 Return
J07-13	"	IN6+	Analog Ch-6 Input
J07-14	"	IN6-	Analog Ch-6 Return
J07-15	"	IN7+	Analog Ch-7 Input
J07-16	66	IN7-	Analog Ch-7 Return
J07-17	Input/Output	0V	
J07-18	"	0V	
J07-19	٠.	0V	
J08-01	Output	AOUT	Analog DC Out from DAC-U9
J08-02	۲ ۲	"	«
J08-03.04	Input/Output	0V	
J09-01	Input	+12V	for RS232 Link
J09-02	Input	-12V	for RS232 Link
J09-03	Input	-0V	IVE NG4J4 DIIK
		· · ·	

6.4 Integrated Hardware Block Diagram

Because the 8086 trainer board could not accommodate common I/O functional chips, it is decided to build a separate stand-alone board which can easily be interfaced with the trainer using hook up wires and interface connectors. The board is only 10cm x 18cm size and contains the following peripheral controllers that all we need to build any type of controller. Refer Figure-6.1.

 6 - Channel Programmable Interval Timer/Counter 8 - Channel 8 - Bit Analog-to-Digital Converter 8 - Bit Digital-to-Analog Converter 	- 2x8253 - AD0804, DG508	- M2, M8 - M7, M6
	- AD558 - M3	
Multifunction Asynchronous Receiver/Transmitter 16 - Line Parallel I/O	- 8256	- M5, M4
Async Serial I/O with RS232 Protocol	- 488, 489	- M4
1 or 3 or 5 Channel Timers		
0 or 2 Channel Counters		
8 Level Interrupt Priority Management		

The detailed discussion of each of the above peripheral controllers will be made in the relevant sections. However, a brief coverage is made here referring to the block diagram schematic of Figure-6.6.

M8, M2 : Programmable Interval Timer/Counter

Implemented using Intel's 8253s. Each IC contains three identical 16-bit down counters. Each counter can be configured by software command to work as 'Terminal Counter'/Square Wave Generator/ One Shot. The channels are equipped with input lines for getting startup and clocks. For details, consult the manufacturer data sheet available elsewhere.

M7, M6 : 8 Channel ADC

M7 is the single channel ADC implemented using AD0804. The number of channels have been increased to eight using a multiplexer M6. The mux channel is selected by the programmer using three I/O lines of the M5. The full scale of the ADC is +5V and it is also unipolar.

M3 : Digital-to-Analog Converter

Implemented using industry standard IC of type AD558. This DAC can be operated upto at 12V at lower resolution. The analog output must derive a power section to deliver enough current to the load.

M5 : MUAR - Multifunction Asynchronous Receiver/Transmitter


This is the most and lucrative IC the Intel has ever made containing all common five functions viz., Parallel I/O, Serial I/O, Counting. Timing and Interrupt Management The 8256 can be configured to various mode of operation and provides an easy support for the designers willing to implement various functions in a small cost effective PCB board. This IC can be used only with multiplexed bus system such as 8085, 8086 and 8751. The 8256 also contains full circuitry of TTL level serial communication.

M4 : RS232-TTL-RS232 Converter

The serial data associated with the 8256 gets converted to the required RS232 format using the Ics 488 and 489. +12V and -12V supplies are needed for the operation of these Ics and are provided using M1.

M9 : Port Decoder

Implemented using 74LS138 which has further decoded the EVEN CS7/ port group line (3000h,....,3FFEh) to derive the Variable Port addresses for all the peripherals of this Integrated Hardware Module.





6.5 Local Extended Port Decoder

Refer to diagram of Figure-6.5..

U1 : The Decoder

A standard 74LS138 which is a 3-to-8 line decoder. There are only 5 port chips in the peripheral module and therefore, one 74LS138 is just enough to select one port chip out of many. The base address of the decoder is (3000, 30002,...., 3FFC, 3FFE = EVEN addressed) and has come from the 8086 trainer. The base address band has already been conditioned with A0, M-IO/, BHE/ lines. Therefore, there were not needed to decode here again. The decoder has accepted the A09, A10, A11 lines in order to derive the address band for the various peripheral controllers located in the board.

The decoder is enabled for any EVEN numbered address out of 3000,.....,3FFE. It means that the band of the decoder is 2x1024 Bytes. Each of the decoded line has a band width of 512 Bytes. The truth table of the decoder at page-103 indicates that the U1-15 (pin no 15 of U1) will go low for and address of 3000, 3002,....,31FC, 31FE.

This is a partial decoder. A partial decoder is one which has not decoded all the unused address lines for the selection of a chip/location. For example, the U3 of page-102 has only four internal registers. So, there should be only four addresses for the chip. In practice, we have assigned 512 byte allocation. This is due to not decoding the unused address lines A3 - A8. If the unused address lines would have been decoded using more 74LS138s, then it would be called a full decoder. Full decoder does not waste memory locations but it does waste money should the shadow memory locations are not to be used.

Shadow Location:

It is created due partial decoding of the address lines. For an example, the decoder presented in this section is a partial decoder and it has created shadow locations in the following way.

A15 A14 A13 A12 A11 A10 A09 X X X X X X A2 A1 A0 0 0 1 1 0 0 0 \leftarrow variable \rightarrow x x 0

The address bits A3-A6 are not decoded neither by U1(page-100) nor by U3 (page-102). Now, the addresses of a register of the U3 will have many port numbers and all these port numbers will hit the same physical register/port.

A2	A1	Register	Port Addresses
0	0	lst	3000, 3008, 3010,,31F8
0	1	2nd	3002, 300A, 3012,,31FA
1	0	3rd	3004, 300C, 3014,,31FC
1	1	4th	3006, 300E, 3016,,31FE

Therefore, the following instructions are the same and will hit the 1st register:-

mov	dx, 3000h	or	mov	dx, 3008h	or	mov	dx,31F8h
out	dx, al		out	dx,al		out	dx,al

The same reasoning may also be applied for the registers of other peripheral chips.

While, using the partial decoding scheme, it is a good practice of keeping a decoding table showing the shadow locations.




Fig - 6.5 : Schematic Diagram for the Extended Port Decoder

6.6 6 - Channel Programable Timer

Refer to Figure-6.6 for the following description.

Introduction to 8253:

It has three identical down counters each 16-bit wide. The counter has a clock input for decrementing the counter value. It has also another input to start down counting. There is a output to indicate the user the desired EVENT has occurred after the down counting. This output line can be connected to the interrupt line of the CPU. The down counter of the 8253 can be configured to work in either of the following mode. Since, there are three counters in the single package, three different functions can be obtained simultaneously. The IPM (Integrated Peripheral Module) contains two 8253s and thus will provide 6 available functions. In the PCB 8253's D7-D0 are wired to D0-D7. So, swap data byte before sending to 8253s. Write a subroutine and call it whenever needed.

Mode Name	Functions Available	Meaning
0	Interrupt on Terminal Count	Known Time Delay Generation
1	Programmable One Shot	Generation Single Shot or a Series of single shots
2	Rate Generator	Divide by N counter
3	Square Wave Generator	Frequency Division of 50% duty cycle
4	Software Triggered Strobe Gating	Clock generation, one clock out of many
5	Hardware Triggered Strobe	Same as Mode-4 but retriggerable

Circuit Description:

Register Name	Port Address	Operation Mode IC Des	ignation
Counter - 0	3000	Read/Write	U3
Counter - 1	-3002	Read/Write	U3
Counter - 2	3004	Read/Write	U3
Control Register -1	3006	Write Only	U3
Counter -=3	3800	Read/Write	U5
Counter - 4	3802	Read/Write	U5
Counter - 5	3804	Read/Write	U5
Control Register - 2	3806	Write Only	U5

Testing Routine for U3:


The following program segment will test the functionality of the Counter - 0 of U3. The test routine is designed to generate 20khz signal out of 1024 Khz signal connected to the input of the counter. The frequency of the output signal can be monitored by connecting a frequency counter or an oscilloscope at terminal OUT0 of the U3.

Procedures:


01. Connect the IPM and the 8086 trainer using hook up wires maintaining signal's one-to-one correspondence.

- 02. Connect GATE0 at +5V
- 03. Connect a Frequency counter or an oscilloscope at OUT0 terminal
- 04. Now eneter and execute the following instruction codes into the 8086 trainer.

07000 - BA 06 30	: mov	dx,3006h	; pointing at the control register
07003 - B0 36	: mov	al,36h	; Counter-0 in Mode-3 operation
07005 - EE	: out	dx,al	; mode is set to generate Squre Wave
07006 - B0 34	: mov	al, 34h	; data for Lower 8-bit of Counter-0
07008 - BA 00 30	: mov	dx,3000h	; pointing at Counter-0 data register
0700B - EE	: out	dx,al	; data is sent
0700C - B0 00	: mov	al, 00h	; data for upper 8-bit of counter-0
0700E - EE	: out	dx,al	; now Counter-0 should generate 20khz



• • • • • •



105

19.00 19.00 19.00

6.7 8-Channel 8-Bit Analog-to-Digital Converter

Refer to diagram of Figure-6.7.

U7 : The ADC - AD0804

It is an industry standard ADC and is fully microprocessor bus compatible. It has a reference input voltage point which must be fed with a regulated voltage and to be half of the full scale. For example, if the Vref=2.5V, the this ADC will measure from 0 - 5 volt input range.

The ADC needs a clock of about 600khz for data conversion. The ALE signal of the 8088 is just good enough for this purpose. The ADC starts conversion whenever it receives a low-going pulse at its WR/ pin. The conversion time is about 100uS.

Register Name		Port Address	Operation Mode
Data		3200	Read Only
Convert	3200		Write Only

U8 : Analog Multiplexer

This IC can acquire analog signals from eight inputs. The channels are selected by the control signals S0,S1 and S2. The S0-S2 control signals are being delivered by the output lines of the 8256 under program control. The truth table is given below.

S2	S 1	S0	Channel Selected
0	0	0	IN0
0	0	1	IN1
· · · · · · · · · · · · · · · · · · ·	••••••		
1	1	1	IN7

Functionality Check of the ADC and MUX

The following program segment will test the functionality of the ADC, multiplexer and the P20-P22 lines of the 8256.

Procedures:

- 01. Connect the wipre of a 10K potentiometer at J7-2 to feed variable DC via IN0.
- 02. Enter and execute the following program in the 8086 trainer. The D2D1 positions of the display window of the trainer should indicate the varying value as the pot is varied.

; select ADC channel


using hook up wires connect 0V to all the terminals J4-9, J4-10 and J4-11.

; initiate Convert signal and wait for conversion time

06000 - BA 00 32 06003 - EE 06004 - 90 90 90 90 90 90	: mov : out : nops	dx, 3200h dx,al	; pointing at Convert register ; to generate a low-going pulse ; waiting for conversion
---	--------------------------	--------------------	---

;acquire digital data and display it

	F J		
06009 - EC	: in	al,dx	; data is read
0600A - 88 47 4E	: mov	BYTE PTR [bx+4Eh],al	; data at T2 of the Reserved RAM
0600C - 9A 7C F4 00 F0	: call	SUR#8	; to convert T2 to T1 (hex to cc-code)
06011 - 9A B6 FF 00 F0	: call	SUR#3	; transfer T1 to 8279
06016 - B9 FF FF	: mov	cx,0FFFFh	; delay between sample
06019 - E2 FE	: loop	HERE	:
0601B - EA 00 60 00 00	: jmp	0000:6000	; take the next sample
			· · · · · · · · · · · · · · · · · · ·



÷.,

6.8 8-Bit Digital-to-Analog Converter

Refer to Figure-6.8.

This is an industry standard digital-to-analog converter. This DAC is microprocessor bus compatible. It needs a low-going pulse at its WR/ terminal. The analog output is available at terminal 16 and should drive a power stage for delivering enough current to a load.


Register	Port Address	Mode of Operation
Data/Control	3600	Write Only

Functionality Check of the DAC

The following program will check that the DAC is working all right. The digital data will be fed by the program to its inputs (AD0-AD7) which will also be outputted at the D2D1 position of the display unit of the 8086 trainer. The user has to connect a suitable DC voltmeter across pin-15 and ground to monitor the converted DC voltage. The reader may observe that the value may saturate before the input data goes to FFh. This is not a problem from the practical point of view as because the interested region remains very near to 00- 3Fh.

; input data display at D2D1

, mput uata utspiay at D	14D1		
05000 - B0 00	: mov	al,00h	; initial data
05002 - 88 47 4E	: mov	BYTE PTR [bx+4Eh],al	; data at T2 of the reserved RAM
05005 - 50	: push	ax	; saving data
05006 - 9A 7C F4 00 F0	: call	SUR#8	; to convert hex code to cc-code
0500 B - C7 47 44 00 00	: mov	[bx+44h],0000h	; blanking D4D3
05010 - C7 47 46 00 00	: mov	[bx+46h],0000h	; blanking D6D5
05015 - C7 47 48 00 00	: mov	[bx+48h],0000h	;blanking D8D7
0501A - C7 47 4A 00 00	: mov	[bx+4Ah], 0000h	; blanking D9
0501F - 9A B6 FF 00 F0	: call	SUR#3	; to transfer T1 into 8279
; now inputting data to I	DAC		
05024 - 58	: рор	ax	; getting data out of stack
05025 - BA 00 36	: mov	dx,3600h	; pointing at Data/Control Register
05028 - EE	: out	dx,al	; data is written to DAC
05029 - B3 07	: mov	b1,07h	; delay counter
0502B - B9 FF FF	; mov	cx, 0FFFFh	; delay parameter
0502E - E2 FE	: loop	HERE	; wait until cx=0
05030 - FE CB	: dec	ы	;
05031 - 75 F7	: jnz	F000:502B	; wait more
05033 - FE C0	: inc	al	; next data for input to DAC
05035 - EA 02 50 00 00	: jmp	F000:5002	; convert the next data byte



6.9.1 Parallel I/O Using 8256

~ .

Refer to schematic of Figure-6.9.1.

The 8256 is multiplexed bus compatible and it works with both the 8085 and 8086 microprocessors. It has two internal parallel I/O ports each 8-bit wide. The port lines can be individually programmed as either input or output. However, some of the I/O lines may be used for some other purposes depending on the mode of operation of the 8256. The parallel section is just a part out of five parts of the 8256.

All the five functions of the 8256 are completely independent. Therefore it is only enough to initialize the 8256 for the particular function we are interested in. In this example, we will be interested for Port-1 to operate as output. There is no need to initialize the whole chip.

Command words needed to be written into 8256 to make it fully operation as far as Port-1 is concerned. Port-1 is being configured as outputs. The P10-P17 may be connected to the trainer's LEDs for monitoring purposes. Consult the 8256's data sheet at Appendix-D.

A: Initialization Words

A. Initianzation wo	i u s			
Control words	Data	Written to	Address	Purpose
Command Byte-102	Comma	and Register-1 3400	8256	i is in 8086 system
Mode Byte	00	Mode Register	3406	Port-2 as I/O, so Port-1 as I/O
Port-1 Control	FF	Port-1 Control Register	3408	Port-1 as outputs
Port-1 Data	xx	Port-1 Data Register	3410	data output

B: Now write data to Port-1 Writing to Port-1 (P17-P10)

01:	02000	- mov	dx,3400h	: BA 00 34	; getting address of Command Register-1
02:	02003	- mov	al, 02h	: B0 02	; the 8256 is in 8086 system
03:	02005	- out	dx,al	: EE	; Command Byte-1 goes to CR-1
04:					·
05:	02006	- mov	dx, 3406h	: BA 06 34	; getting address of Mode Register
06:	02009	- mov	al,00h	: B0 00	; set Port-2 as I/O to ensure Port-1 as I/O
07:	0200B	- out	dx,al	: EE	; the configuration is done
08:					_
09:	0200C	- mov	dx,3408h	: BA 08 34	; address of P1CR (Port-1) Control Reg.
10:	0200F	- mov	al,FFh	; B0 FF	; data to set P17-P10 as outputs
11:	02011	- out	dx,al	: EE	; configuration is done
12:					
13:	02012	- mov	dx,3410h	: BA 10 34	; getting address of P1DR (Port-1 Data Reg)
14:	02015	- mov	al,FFh	: B0 FF	; writing +5V to all the port pins
15:	02017	- out	dx,al	: EE	; the connected LEDs should glow!
16:					-
17:	02018	- jmp H	IERE (Long Jump)) : EA 18 20 00 00) : program ends, Terminated to a loop at 17:

Execute the program either in DOP or S/S mode. Get the result.




Fig - 6.9.1 : Schematic for Parallel I/O Using 8256

111

~"))

Seial I/O Using 8256 **6.9.2**

Please refer to Figure-6.9.2 to follow the description given below.

Verification of Serial Communication Link of the 8256

01.	Reference circuit diagram	Fig-6.9.2

- 02. Short J3-1 and J3-3
- 03. Eneter and execute the following Program
- A data value 45 will be displayed at D2D1 04. positions of the display.

Working Principle:

The serial section of the 8256 has been initialized for transmitting and receiving serial data at 4800 Baud Rate. The frame length is 11 consisting of 8-character bits, 2-stop bits, 0-parity bit, 1-start bit. The data is transmitted manually through program. The data comes back to the receiver. The receiver makes and interrupt request with IVC of 'int 44h'. The CPU jumps to the corresponding ISR and displays the received data at D2D1 positions of the display window of the trainer.

A: Initialization Words

Control Words Command Byte-122 Command Byte-235 Command Byte-3E0 Interrupt Related Interrupt Related Data Data	00 Reset Int	r-1 3400 r-2 3402 r-3 3404 upt Register 3- errupt Register 3- er Register 3-	AddressPurpose8086 system,2-stop bits, 8-char. 0-parity, 4800 Bd, CLK prscl 5 Rx ,IntACK enabled, Normat int400Ainterrupt enabled for 'int 44h enabling interrut for 'int 44h sending data40Ereading received data	
B: Now Writing data of ISR setting up for fint 44	h'	00110 - IP_L :	<i>om the Receiver</i> 00 00112 - CS_L : 00 : 60 00113 - CS_H : 00	
;initialization 09000 - mov dx, 340 09003 - mov al, 22h 09004 - out dx,al	00h : BA 00 2	_	; ; 8086 system, 2-stop bits, 8-character	r
09005 - mov dx, 340 09008 - mov al, 35h 0900A - out dx,al 0900B - mov dx,340 0900E - mov al, 25h 0900E - mov dx,340 0900E - mov al, E0h 09010 - out dx,ax	: B0 35 : EE 4h : BA 04 3		; address for CR-2 ; CLK prescaler = 5, Bd = 4800, no-pa ; address dor CR-3 ; Rx Enabled, IntAck enabled, Norma	
09011 - mov dx, 340 09014 - mov al, 10h 09016 - out dx, al 09017 - mov dx, 340 09018 - out dx, 340 09017 - mov al, 00h 09010 - out dx, 340 09010 - sti 09010 09011 - mov dx, 340 09012 - mov dx, 340 09021 - mov al, 23h 09023 - out dx, al 09024 - jmp HERE	OAh : BA 0A : B0 14 : EE OCh : BA 0C : B0 00 : EE : FB OEh : BA 0E 3	34 - -	; address for SIR (Set Interrupt Regist ; interrupt Level-4 is enabled for IVC ; also for Level-2 is enabled for iVC 4 ; address for RIR (Reset Interrupt Reg ; data relatingto interrupts ; done ; 8086's interrupt is enabled ; pointing at Transmitter Buffer ; data to be sent ; done : loop here	44h 2h

- 05. Reset the trainer 06. Change the content of location 09021h. Repeat steps 03 - 07 07. 08.
 - Verify that the data is received & displyed

ISR for 'int 44h'	: The CPU will read the data. It will	ill be displayed at l	
06000 - mov	dx,340Eh	: BA 0E 34	; pointing at the Receiver
06003 - in	al.dx	: EC	; data is in al register
06004 - mov	BYTE PTR [bx+4Eh].al	: 88 47 4E	; data is in T3 of the reserved RAM
()6007 - call	SUR#8 (F00:F47C)	: 9A 7C F4 00 F	0 ; to convert hex-code to cc-codes
0600C - mov	[bx+44h],0000h	; C7 47 44 00 00	; blanking D4D3 positions
06011mov	[bx+46h],0000h	: C7 47 46 00 00	; blanking D6D5 positions
06015 - mov	[bx+48h].0000h	: C7 47 48 00 00	; blanking D8D7 positions
0601A - mov	[bx+4Ah],0000h	: C7 47 4A 00 00) : blanking D9 position
0601F - call	SUR#3 (F000: FFB6)	: 9A B6 FF 00 F	0; trnasferring T1 to 8279
06024 - iret		: CF	; returning to Mainline Program




Fig - 6.9.2 : Schematic for Serial I/O Communication Using 8256

6.9.3 Timing Functions Using 8256

Schematic diagram Figure-6.9.3 shows the possible combinations of the Timer configurations and the type of interrupts they produce at terminal counts.

8-Bit Timer : Timer-1 to Timer-4

Timer-1 to Timer-4 are identical in size and operational point of view except that they are independent and produce separate interrupts on terminal counts. These Timers are down counters. They are loaded with known counts which get decremented by the internal clock. The internal clock is some fraction of the CLK input and is determined by the 'System Clock Prescaler' and 'Counter Prescaler'. These prescalers are operated by software commands. The timers are operated by either 1Khz(100uS) or 16Khz(62.5uS) clocks which is derived from the output of 'System Clock Prescaler'.

These counters are always down counting and they produce interrupts whenever the count change from 1 to 0. The initial value is to be loaded first and then enable the corresponding interrupt. These timers are non-retriggerable means they can not be loaded with new values when they are counting down. There is no way of stopping the timers while they are counting down.

8-Bit Timer : Timer-5 with external Control Input

From functional point of view, this timer is same as Timer-1 to Timer-4 except that this timer can be preloaded to an initial value through the use of the P15 line of the 8256. The loading id done at the rising edge of P15 and the timer starts counting down on the detection of falling edge of the P15 line. It is a retriggerable timer. The operation sequence is - Loding the initial value into the save register, Enabling the interrupt and then start the timer.

16-Bit Timer : Timer-4 & Timer-2

Timer-4 and Timer-2 can be cascaded together to make a 16-bit timer. The functional features are the same as the Timer-1 to Timer-4.

Time Delay Generation Using Timer-1

;initialization

,	izanon						
01.	Time delay requ	ired $= 50$	mS.			02.	Ikhz down counting clock
03.	Timer-1 has to b	e loaded	with value 32h fo	r 50mS t	ime delay. 04.	Let us e	enter and execute
							the following program
05.	IVT set up ofr 'i	nt 40h'	00010 - IP_L	: 00	,00011-1P_H	: 80	
			00012 - CS_L	: 00	, 00013 - CS_H	: 00	
			08000 - CF		; iret		
04000 -	BA 00 34	: mov	dx, 3400h		· noint	ing at Cor	nmand Regsiter - 1
04003 -		: mov	al, 03h				Khz Timer Clock
04005 -		: out	dx,al		; done	system, i	KHZ THICLEIOCK
					,		
	BA 14 34	: mov	dx, 3414h		· •	ing at Tirr	
04009 -	B0 32	: mov	al, 32h		; data t	o be load	ed
0400B -	EE	: out	dx,al		; done		
0400C -	BA 04 34	: mov	dx, 3404h		; point	ing at Cor	nmand Register - 3
0400F -	B0 10	: mov	al, 10h		; data f	or IntAC	k enabled
04010 -	EE	: out	dx , al		; done		
04010 -	BA 0A 34	: mov	dx,340Ah		; point	at SIR (S	et Interrupt Register)
04013 -	B0 00	: mov	al,00h		-		-0 for Timer-1 is enabled
04014 -	EE	: out	dx,al		done	-	
04015 -	FB	: sti	-		,	s interrup	t structure is enabled.
					•	-	




Fig - 6.9.3 : Schematic for the Timing Functions Using 8256

6.9.4 Counting Functions Using 8256

Refer to schematic of Figure-6.9.4 at page-116 for the Counter section of the 8256. The diagram indicates following possible combinations of counter usage we can have:-

Two counters each 8-bit wideOROne 8-bit counter and One 16-bit counterORTwo 16-Bit Counters.OR

If we are using two 16-bit counters, then we can have only one 8-bit timer from the 8256 chip. Alternatively, we can have two 8-bit counters and three 8-bit timers and other possible combinations as well.

Counter -2 : An Example

This is a down counter. The counter can be loaded with a value. The content will be decremented one-byone following the rising edge of an activating signal at U2-37 (P12). When the counter content will just be changed to 00h, the CPU will be interrupted with the interrupt type code 'int 41h'. An interrupt service may be written at the corresponding Interrupt Vector Table to serve the user's purpose.

A: Initialization Words

=				U/_:44			Addagoo	Durnana	
	l words	1.00	Data	Written		2400	Address	Purpose	•
	nd Byte-	102		nd Regis		3400		256 is in 8086 system	
Mode B	•	·	08	Mode R	•		3406		ated, P12 as input
	nd Bye-3	· ·	A0		nd Regis		3404	IntAck enabled,	
Interrup			02		rrupt Reg	-	340A		ed for Counter-2
Interrup	t Data		00	Reset In	nterrupt R	legister	340C	data relating to	interrupt.
Instru	ction Co	des:							
	tialisatio		int 41h		00104	-IPL	: 00		•
		·· · F ·			00105	- IP H			· .
		•			00106	- CS L			
					00107	- CS H			
					~ .				
0 A0 00	- CF			User's de					- -
01:	02000	- mov	dx,3400	h	: BA 00	34		dress of Command Re	gister-1
02:	02003	- mov	al, 02h		: B0 02			is in 8086 system	
03:	02005	- out	dx,al		: EE		; Command	Byte-1 goes to CR-1	
04: 05:	02006	- mov	dx, 340	6h	: BA 06	34	· getting ad	dress of Mode Registe	· r
06:	02009	- mov	al,08h	011	: B0 00	54		2 is created, P12 as in	
07:	0200B	- out	dx,al		: EE			uration is done	se mile.
08:	OLOOD	out	un,ui				, the config	under 13 done	
09:	0200C	- mov	dx,3404	h	: BA 04	34	; address of	f Command Register-3	
10:	0200F	- mov	al,A0		: B0 A0			Related Data	
11:	02011	- out	dx,al		: EE		; configurat	tion is done	
12:									
13:	02012	- mov	dx,340/	∖h -	: BA 0A	34	; getting ad	dress of Interrupt Enab	ole Register
14:	02015	- mov	al,02h		: B0 02		; enabling	int 41h	-
15:	02017	- out	dx,al		: E E		; done		
16:	02018	- mov	dx,3400	Ch	: BA 00	34	: address fo	or Interrupt Reset Regis	ster
17.	0201B	- mov	al,00h		: B0 00		; interrupt r	elated data	
18.	0201D	- out	dx,al		: EE		; done	,	




Fig- 6.9.4 : Schematic for Counting Functions Using 8256

6.9.5 Interrupt Prioriy Management Using 8256

Refer to Figure-6.9.5 at page-118 for the following description.

Interrupt Level	Interrupt Vector 8086 Mode	Trigger Mode	Sources (Only one source can be assigned at any time)	Selection By
Highest Priority				
0	int 40h	edge	Timer - 1	
1	int 41h	edge	Counter - 2 OR Timer - 2 OR External Int Request via P17	Command Word - 1 BITI (bit - 2)
2	int 42h	edge	External Int Request via EXINT	-
3	int 43h	edge	Timer - 3 OR Counter - 3 OR Timer - 5 & 3 OR Counter - 5 & 3	Mode Word T35 (bit 7)
4	int 44h	edge	Serial Receiver	
5	int 45h	edge	Serial Transmitter	-
6	int 46h		Timer - 4 OR Timer - 4 & 2 OR Counter - 4 & 2	Mode Word T24 (bit 6)
7 Jowest Priority	int 47h		Timer - 5 OR Port-2 with Handshaking Interrupt Request	Mode Word P2C2 - P2C0 (bits 2,1,0)

Assignment of Interrupt Levels to Interrupt Sources

8086 - 8256 Interrupt Operation


The 8256 is told by software instruction that it is in an 8086 system. And then the INT and ITTA/ lines are directly tied with the 8086's corresponding lines. Upon receipt an interrupt request from the 8256, the 8086 issues an INTA/ pulse to inform the 8256 that it has accepted the INTR. The 8086 issues a second INTA/ pule and the 8256 places the interrupt vector bytes 40h through 47h corresponding to the level of the interrupt to be serviced. Interrupt Registers:

The 8256 has the 'Interrupt Mask', Interrupt Address', 'Interrupt Service' and a 'Priority Control' registers associated with the interrupts. Only the IMR (consisting of Set Interrupt Register and Reset Interrupt Register) and Interrupt Address Register can be accessed by the programmer.

Interrupt Priority Logic:

The 8256 contains special circuitry to resolve the conflicts when several interrupt requests occur at the same time, so that when the CPU acknowledges interrupt, the highest priority request is vectored to the CPU.

The individual interrupts can be enabled and disabled by manipulating the contents of the Set Interrupt Register and Reset Interrupt Register.



Etg - 6.9.5 : Schematic for Interrupt Priority Management Using 8256

. .

APPLICATIONS

.

2

.

7.1.1 Developing and Running Program for Hardware Project

An interfacing experiment based on 8255 programmable peripheral interface is given in Figure-7.1.1.The purpose of this experiment is to give a demonstration that the developed trainer is capable of controlling a user defined hardware.

The user will enter 8-bit binary data using port-A. The data will be acquired and will be displayed to the trainers LEDs using port-B.

Register NamePort - A3000hPort-BPort-CControl Port	Port No 3002h 3006h 3006h	0	Mode Read/Write Read/Write Read/Write Write Only
Instruction Code: ; intializing Port-A as in 09000 - BA 06 30 09002 - B0 90 09004 - EE	put, Por : mov : mov : out	t- B as output dx,3006h al,90h dx,al	;pointing at the Control register ; control byte ; Port-A as input and Port-B as output
acquire data of Port-A ar 09005 - BA 00 30 09007 - EC 09008 - BA 02 30 0900B - EE	nd dump (: mov : in : mov : out	over Port-B dx,3000h al,dx dx,3002h dx,al	;pointing at Port-A ; gettoing the input data ; pointing at Port-B ;writting to Port-B
0900C - EA 05 90 00 [°] 00	: jmp	0000:9005	;get again




Fig - 7.1.1 : Schematic for Driving LED Arrays Using 8255

7.1.2 Developing and Running Program for Software Project

Bubble Sort:

To sort the numbers in an array into descending order. The flow chart of the bubble sort is given in Figure-7.1.2. In the flow chart, N represents the number of elements in the array. A is the name of the array which has started at memory location 00481h. I is the index within the array. A bubble sort proceeds by starting at the beginning of an array and puts successive elements in descending order. After the first pass through the array the smallest element must be at the end. Therefore, during the second pass, only the N-1 elements are considered, and so on. An assembly program sequence for executing a bubble sort is given below. This program is adopted from [15, page-90] and then coded and executed by the author in the 8086 trainer.

Bubble Sort Program

No of element in the array	= N = 0005h
Elements Counter	= cx register
Array Space	= 00481h - 00485h
Values in the array before sort	= 01,02,03,04,05
Values in the array after sort	= 05,04,03,02,01
Program Execution	= 09000h

Before Sort The Array is	After Sort the Array is								
00481 - 01	00481 - 05								
00482 - 02	00482 - 04								
00483 - 03	00483 - 03								
00484 - 04	00484 - 02								
00485 - 05	00485 - 01								

Program Codes:	
----------------	--

09000 - B9 05 00 : mov	cx,000	5h	;element counter
09003 - 49	: dec	cx	: N-1
09004 - 8B F9	: mov	di,cx	; save count at di
09006 - BE 81 00	: mov	si,0081h	; pointing to 1st element of the array
09009 - 8A 00	: mov	al,BYTE PTR [bx+si]	; 1st element in al register
0900B - 3A 40 01	: cmp	al,BYTE PTR [bx+si+01h]; comparing present element with the next
0900E - 7D 05	: jge	LB1 (F000: 9015)	; swap if present element < next
09010 - 86 40 01 : xchg	al,BYT	E PTR [bx+si+01h]	;
09013 - 88 00	: mov	BYTE PTR [bx+si],al	; store the greater number
09015 - 83 C6 01 : add	si,0001	h ; increme	—
09018 - E2 EF	: loop	LOOP2 (F000:9009)	; if not end, REPEAT
0901A - 8B CF	: mov	cx,di	;restore Count1 for the outer loop
0901C - E2 E6	: loop	LOOP1 (F000:9004)	; if not the final PASS, repeat
0901E - EA 00 00 00 F0	: jmp	F000:0000	; goto keyboard




Fig - 7.1.2 : Flow Chart to Implement Bubble Sort Algorithm

7.2.1 Generating Timing Functions for Firing the McMurray-Bedford Inverter

The McMurray-Bedford complementary impulse commutation inverter is well known in the industry for its application in DC-AC converter for supplying shutdown/emergency power. Upto now, there is no recorded information of generating the complex timing functions of this type of inverter using microprocessor. Everything was done using discrete electronics. The author of this paper successfully generated the firing pulses for the thyristor bridge using 8085/8086 microprocessor. The detailed circuit diagram has been shown in Figure-7.2.1. Given below a brief account of the working principles of the interfacing circuit based on 8253 programmable interval timer.

Plaese refer to schematic diagram in Figure-7.2.1.


- 01. 100Hz (AA) base frequency generated using Counter-0 of 8253.
- 02. 50 Hz complementay signals (BB, CC) were generated using U2 (7474)
- 03. Oneshot signal DD generated using Counter-1 in synchronism with 100Hz signal
- 04. Oneshot signal EE generatd using Counter-2 in synchronism with 100Hz signal.
- 05. SCR2 is fired by EE.CC.20KHz. SCR4 is fired by DD.CC.20KHz. SCR 3 and SCR1 are OFF becuase BB is low.
- 06. Polarity changes in real time by the complemenatry signals BB and CC.
- 07. The timeing diagram given at page-123 is self explanatory.
- 08. Given below the codes for generating the depicted timing functions.

Instruction Codes:

; configuring Counter-0 as square wave generator, Counter-2 and Counter-3 as Oneshots.

, comgaring counter	-	-	
08000 - BA 06 20	: mov	dx,2006h	; pointing at control register of 8253
08003 - B0 36	: mov	al,36h	; Counter-0 as 100.6Hz oscillator
08004 - EE	: out	dx,al	; done
08005 - BA 00 20	: mov	dx,2000h	; pointing at Counter-0
08008 - B0 00	: mov	al,00h	; value for LSByte of C-0
0800A - EE	: out	dx,al	; done
0800B - B0 78	: mov	al,78h	; data for MSByte of C-0
0800D - EE	: out	dx,al	; now C-0 is running at 100.6 Hz.
0800E - BA 06 20	 : mov	dx,2006h	;pointing at Control Register
08011 - B0 72	: mov	al,72h	; data for configuring Counter-1 as O/S
08013 - EE	: out	dx,al	; done
08014 - BA 02 20	: mov	dx,2002h	; pointing at Counter-1
08017 - B0 CC	: mov	al,0CCh	; data for LSByte of C-1
08019 - EE	: out	dx,al	; done
0801A - B0 64	: mov	al,64h	; data for MSByte of C-1
0801C - EE	: out	dx,al	; now counter-1 is generating DD pulses
0801D - BA 06 20	: mov	dx,2006h	;pointing at Control Register
08020 - B0 B2	: mov	al,0B2h	; data for configuring Counter-2 as O/S
08022 - EE	: out	dx,al	; done
08023 - BA 04 20	: mov	dx,2004h	; pointing at Counter-2
08026 - B0 CC	: mov	al,0CCh	; data for LSByte of C-2
0802 8 - EE	: out	dx,ai	done
08029 - B0 20	: mov	a1,20h	; data for MSByte of C-2
0802B - EE	: out	dx,al	; now counter-2 is generating EE pulses
TI I • •			

The Inverter is now generating the OUTPUT ac voltage as shown in the diagram. The duty cycle of the output voltage can be varied by changing the data contents of the Counter-1 and Counter-2.



- 7.2.1 : Schematic for Interfacing Bedford Inverter

Developing an EPROM Programmer

The detailed circuit diagram of an EPROM programmer has been given in Figure-7.2.2(d). It suupots most of the common EPROMs and the truth table for thier programming is given in Figure-7.2.2(a). The hardware functionality of this circuit has been fully tested using the 8086 trainer. There are various switches viz., SW1-SW5 are for connecting various programming voltages and logic levels for different EPROMs. The full documentation of the programming algorithms, the switches, the ZIF socket and etc. are also given. As a demonstration purpose, given below an example program for programming a 2716 EPROM. This routine has been tested and found working all right.

Device	Pin	Capacity	Mode	PB0	PBI	PB2	PB3	PB4	PC0 I	PC1	PC	2 PC	C3 P	C4	PC5	PC6 P	C7 	ProgAlg
4 2716 2716	24 24	2K Bytes 2K Bytes	Read Prog	1 0	0 0	1	0 0	0 0	H/L H/L			1 ()	ן 1	1 1	0 1	0 [] 	1	50mS - N
2732A 2732A	24 24	4K Bytes 4K Bytes	Read Prog	H/L H/L	0 0]]	0 0	0 0	H/1. H/L	0	:	1 1	1 0	 	0 0	0 []]	ł 1	50mS - N
2764X 2764 2764A	28 28 28	8K Bytes 8K Bytes 8k Bytes	Read Prog Prog	H/L H/L H/L		0		0 0 0	H/L H/L H/L	1		1 1 1	1 () ()	1 0 0	0		1 1 0	50mS - N 4mS - 1
27128X 27128 27128A	28	16K Bytes 16K Bytes 16K Bytes	Read Prog Prog	H/L H/L H/L		H/L H/L H/L	Ľ	0 . 0 .0	H/L H/L H/L	1 1 1		1 1 1	1 0 1	- 1 - 1 - 0	0 1 1	0 0 0	1 - 1 - 0	50mS - N 1ms - 1
27256X 27256 27128A	28	32K Bytes	Read Prog Read	H/L H/L H/L	H/L	H/L ; H/L H/L			H/I. H/L H/L	ί I	, ! }	l 1 1	 	1 0 0	0 1 1) 1mS - 1) 1ms - 1

Fig - 7.2.2(a) : PROGRAMMING CHART USING 28-PIN ZIF SOCKET




Fig-7.2.2(b) : IC's Pin Diagram




Fig - 7.2.2(c) : Zif Socket Pin Diagram

Programminng a 2716 EPROM

۰.


Refer to schematic of Figure-7.2.2(d) at page-127.

ł

ī


·		9355 (UI) as outputs	and reset Page Register U2
; configure PA, PB and P	C of the	dx, 3006h	and reset Page Register U2 ; pointing at Control Register of 8255
06000 - BA 06 30	: mov	,	; data to configure PA, Pb, Pc as outputs
06003 - B0 8 0	: mov	al,80h	; data is sent at Control Register
06004 - EE	: out	dx,al	; data to reset U1
06005 - B0 10	: mov	al,10h	; pointing at Port-B
06007 - BA 02 30	: mov	dx,3002h	; data is sent
0600A - EE	: out	dx,al	, data is sent
0600B - B0 00	: mov	al,00h	, ; U1 is reset and enabled
0600D - EE	: out	dx,al	; UT is reset and chaoted
• now all controls active	except V	op and Programming	Pulse and asserting 0000h memory location
0600E - B0 05	: mov	al,05h	; data for Vcc =connect, Vpp=+5V
06010 - EE	: out	dx,al	; done
06011 - BA 04 30	: mov	dx,3004h	; pointing at Port-C
	: mov	al,3Eh	; data for CE/=0, OE/=1,Vpp=+5V
06014 - BO 3E 06016 - EE	: out	dx,al	; done
00010 - EL	. 041		
: now assert data (45h f	or exam	ple to get fused inside	the 2716 at location 0000h)
06017 - BA 00 30	: mov	dx,3000h	; pointing at Port-A
0601A - B0 45	: mov	al,45h	; data 45h
0601C - EE	: out	dx,al	; done
	: nops	· ,	;delat for stabilization
		,	
;now apply Programmi	ng Pulse	and Programming Vo	bltage
06022 - B0 7A	: mov		; data for CE/= +5V, Vpp=+24V
06024 - EE	: out	dx,al	; done
;50mS delay for getting		fused inside the 2716	,
06025 - B0 30	: mov	al,30h	; count for 48d
06027 - B9 F2 23 : mov			; delay loop for 1mS
0602A - E2 FE	: loop	0000:602A	; loop here until cx=0000
0602C - FE C8	: dec	al	; count down
0602E - 75 F5	: jnz	0000:6027	; loop until 50mS is completed
· 1 byte data is fused F	an down	Programming Pulse	and Programming Voltage
06030 - B0 3E	: mov	al,3Eh	;data for CE/=0, Vpp=+5V
	: out	dx,al	; done
06032 - EE	. ομι	ux,ai	, 40110

06032 - EE : out 06034 - one byte is done.



128

1.1



Pina	CE	OE	Vpp	Vcc	Outputs	
Node	(18)	(20)	(21)	(24)	(9-11, 13-17)	
Read	Vit	VIL	+5	+5	DOUT	
Dutput Disable	VIL	ViH	+ 5	÷5	High Z	
Blandby	ViH	x	+ 5	+5	High Z	
rogram	Pulsed Vit to ViH	ViH	+ 25	+5	DIN	
/enty	VIL	ViL	+ 25	+5	Dour	
rogram Inhibit	VIL	VIH	+ 25	+5	High Z	

NOTE: 1. X can be V_{IL} or V_{IH}.

intel

2716







Figure 3. Standard Programming Flowchart



130

7.2.2 (f) : Programming Algorithm for 2716 (Courtesy Intel corpn.)

۲ig -

intel

2716

PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Мах	Units	Test Conditions
1	Input Current (for Any Input)			10	μA	$V_{IN} = 5.25 V/0.45$
ipp1	Vpp Supply Current	·		5	mA	če = v _{il}
IPP2	V _{PP} Supply Current during Programming Pulse			30	mA	ČE ≂ V _{IH} .
lcc	V _{CC} Supply Current			100	mA	
Vit	Input Low Level	-0.1		0.8	° v	
VIH	Input High Level	2.0		V _{CC} + 1	v	

A.C. PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C$, $V_{CC}^{(1)} = 5V \pm 5^{\circ}$, $V_{PP}^{(1, 2)} = 25V \pm 1V$

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions*
lAS	Address Setup Time	2			μs	
lOES	OE Setup Time	2			μs	
t _{DS}	Data Setup Time	2			μs	
t _{AH}	Address Hold Time	2	``````````````````````````````````````	•	μs	
ЮЕН	OE Hold Time	2			μs	
tон	Data Hold Time	2			μs	· ·
LOFP	Output Enable to Output Float Delay	0		200	ns	CE = VIL
IOE .	Output Enable to Output Delay	-		200	пs	· CE = VIL
lpw	Program Pulse Width	45	50	55	тs	
tрат	Program Pulse Rise Time	5			ns	
IPFT	Program Pulse Fall Time	5			ńs	

'A.C. CONDITIONS OF TEST

Input Rise and Fall	Times	(10% to	90%)	20 ns

Input Pulse Levels0.8V to 2.2V

Input Timing Reference Level0.8V and 2V

NOTES:

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}. The 2716 must not be insorted into or removed from a board with V_{PP} et 25 \pm 1V to prevent damage to the device.

2. The maximum allowable voltage which may be applied to the Vpp pin during programming is + 26V. Care must be taken when switching the Vpp supply to prevent overshoot exceeding this 26V maximum specification.

Fig - 7.2.2 (g) : Timing Parameters for 2716 EPROM (Courtesy Intel Corpn.)




Table 1. Mode Selection								
Pine	ČE	OF /V	Γ.	Γ.				
Mode			A 9	^o	Vcc	Outputs		
Read/Program Verify	VIL	VIL	x	X	Vcc	Dour		
Culput Disable	VIL	VIH	х	x	Vcc			
Standby	VIH	х	х	х	Vcc	High Z		
Piogram	VIL	Vpp	X	x	Vcc	DIN		
Program Inhibit	VIH	VPP	X	x	Vcc	High Z		
nt _e ligent Identifier(3) —Manufacturer	VIL	VIL	VH	ν.				
-Dovice	V _{IL}			¥iL ViH	Vcc Vc e	89H 01H		


Figure 3. Standard Programming Flowchart

intel

2732A

NOTES:

1. X can be V_{1H} or V_{1L} . 2. $V_{H} = 12V \pm 0.5V_{.}$ 3. $A_1 - A_8$, A_{10} , $A_{11} = V_{1L}$.



NOTES:

 The input timing reference level is 0.8V for a V_{IL} and 2V for a V_{IH}.
 Toy and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
 When programming the 2732A, a 0.1μF capacitor is required across OE/V_{PP} and ground to suppress spurious voltage transients which can damage the device.

Fig - 7.2.2 (h) : Programming Algorithm for 2732A EPROM

... J.C. PROGRAMMING CHARACTERISTICS

. ____.

.

 $T_{\pm} = 25^{\circ}C \pm 5^{\circ}C$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$

Symus	All Charles Contractions	ŀ	Limi	ts	Unite	Test Conditions	
	i	Min	Yyp(2)	Max		(Note 1)	
ι <u>.</u> ''	Input Current (All Inputs)			10	μΑ		
٧, _٤	Input Low Level (All Inputs)	-0.1		0.8	V		
V _{IH}	Input High Level (All Inputs Except OE/Vpp)	2.0		V _{CC} + 1	v		
V _{OL}	Output Low Voltage During Verify			0.45	v	I _{OL} = 2.1 mA	
V _{OH}	Output High Voltage During Verity	2.4		·	v	I _{OH} = -400 µA	
$CC_2^{(4)}$	V _{CC} Supply Current (Program and Verify)		85	100	mΑ		
₽₽2 ⁽⁴⁾	VFP Supply Current (Program)			30	mА	ČE = VIL, ÖE/Vpp = Vp	
	Ag inteligent Identifier Voltage	11.5		12.5	v		

intel

2732A

1

ij

ï

A.C. PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C, V_{CC} = 5V \pm 5\%, V_{PP} = 21V \pm 0.5V$

Symbol	Parameter	[Limits		Units	Test Conditions*
		Min Typ(3)		Max	Conta	(Note 1)
las	Address Setup Time	2			μs	
OES	OE/Vpp Setup Time	2			μs	
tos	Data Setup Time	2			μS	
t _{AH}	Address Hold Time	0			μs	
Юн	Dala Hold Time	2		<u> </u>	μŝ	
OFP	OE/Vpp High to Output Not Driven	0		130	ns	(Note 2)
lpw	CE Pulse Width During Programming	20	50	55	ms	(,,0(8.2)
¹ ОЕН	OE/Vpp Hold Time	2			μs	
υ	Data Valid from CE			1	μs	$\overline{CE} = V_{IL}, \overline{OE}/V_{PP} =$
lva 🛛	Vpp Recovery Time	2			 μs	:(; oc: +pp -
PAT	OE/Vpp Pulse Rise Time During Programming	50			ns	

NOTES:

1. V_{CC} must be applied simultaneously or before \overline{OE}/V_{PP} and removed simultaneously or after \overline{OE}/V_{PP} . 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram. 3. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages. 4. The maximum current value is with outputs 0₀ to 0₇ unloaded.

***A.C. TEST CONDITIONS**

Input Rise and Fall Time (10% to 90%) \ldots . \leq 20 ns	
Input Pulse Levels0.45V to 2.4V	
nput Timing Reference Level	
Dutput Timing Reference Level0.8V and 2.0V	

Fig - 7.2.2 (I) : Timing Parameters for 2732A EPROM




Fig - 7.2.2 (j) : Programming Algorithm for 2764A EPROM

÷

,

Table 2

Symbol	Parameter		Limita	Test Conditions	
		Min	Max	Unit	(see Note 1)
<u>4</u> 1	Input Current (All Inputs)		10	μA	VIN = VIL or VIH
V _{IL}	Input Low Level (All Inputs)	-0.1	0.8	• v	
V _{IH}	Input High Level	2.0	Vcc	v	
V _{OL}	Output Low Voltage During Verify		0.45	v	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage During Verify	2.4	1	v	I _{OH} = -400 µA'
ICC2 ⁽⁴⁾	V _{CC} Supply Current (Program & Verify)		75	mA	
IPP2 ⁽⁴⁾	Vpp Supply Current (Program)		50	mA	CE = V _{iL}
V _{ID}	Ag inteligent Identifier Voltage	11.5	12.5	v	
Vpp	inteligent Programming Algorithm	12.0	13.0	v	CE = PGM = VIL
V _{CC}	inteligent Programming Algorithm	5.75	6.25		

D.C. PROGRAMMING CHARACTERISTICS TA = 25°C ± 5°C.

A.C. PROGRAMMING CHARACTERISTICS

 $T_A = 25^{\circ}C \pm 5^{\circ}C$ (see table 2 for V_{CC} and V_{PP} voltages)

Symbol	Parameter		LI	Test Conditions*		
· · · · · · · · · · · · · · · · · · ·	-	Min	Тур	Max	Unit	(see Note 1)
t _{AS}	Address Setup Time	2			μs	
tOES	OE Setup Time	2	-	i	μs	· · · · · · · · · · · · · · · · · · ·
los	Data Setup Time	2			μ\$	
l _{AH}	Address Hold Time	0			μ 5	
t _{OH}	Data Hold Time	2.			μ <u>5</u> μs	
t _{DFP}	OE High to Output Float Delay	0		130	ns	(See Noto 3)
typs	Vpp Setup Time	2	· · ·		μS	
tycs	V _{CC} Setup Time	2				
t _{CES}	CE Setup Time	2			μs	
IPW	PGM Initial Program Pulse Width	0.95	1.0	1.05	μs ms	
topw.	PGM Overprogram Pulse Width	2.85		78,75		(000 block 0)
t _{OE}	Data Valid from OE			15D	ms ns	(see Note 2)

A.C. CONDITIONS OF TEST

Input Rise and Fall Times

(10% to 90%)2	0 ns
Input Pulse Levels0.45V to	2.4V
Input Timing Reference Level0.8V and	2.0V
Output Timing Reference Level0.8V and	2.0V

NOTES:

1. VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.

•

2. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X.

Value A. 3. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no long-er driven—see timing diagram. 4. The maximum current value is with Outputs O_0 to O_7

4. the main unloaded.

....

Pine	E.	The last	PGIN	A.				
Mode				^•	~	Vpp	Vcc	Outpute
Read	٧n	Vit	VIH	X(1)	X	Vcc	5,0V	DOUT
Ourput Disable	V _{PL}	VIH	VIH	X	x	Vcc	5.0V	High Z
Standby	ViH	X	X	×	х	Vcc	5.0V	High Z
Programming	٧'n	VIH	Vn	x	X	(4)	(4)	DIN
Program Venty	Vn.	٧٩	VIN	x	х	(4)	(4)	DOUT
Program Inhibit	Vpt	X	X	x	х	(4)	(4)	High Z
int _e ligent Identifier(3) —manufacturer	۷ղ	٧n	VH	V _H (2)	vn	٧œ	5.0V	89H
-device	V ₄	VIL	VBH	V _H [2]	V _{IN}			08H


- -

NOTES:


NOTES: 1. X can be V_{IH} or V_{IL} . 2. V_{II} = 12.0V ±0.5V. 3. $A_1 - A_8$, $A_{10} - A_{12} = V_{IL}$. 4. See Table 2 for V_{CC} and V_{PP} voltages.

Fig - 7.2.2 (k) : Timing parameters for 2764A EPROM

27128A



intel



PROGRAMMING WAVEFORMS

NOTES:

1. The input Timing Reference Level is 0.8V for V_{IL} and 2V for a V_{IL}. 2. Upg and Upp are charactenstics of the device but must be accommodated by the programmer. 3. When programming the 27128A, a 0.1 μ F capacitor is required across Vpp and ground to suppress spurious voltage transients which can damage the device.



DEVICE OPERATION

The modes of operation of the 27128A are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for Vpp and 12V on Ag for inteligent Identifier.

Table 1. Modes Selection

Mode		Notes	CE	ŌĒ	PGM	Ag	Ao	VPP	Vcc	Outputs
Read		1	_v _n	VIL	VIH	X	X	Vcc	5.0V	DOUT
Output Dis:	able		ا∨ار	V _{IH}	VIH	X	X	Vcc	5.0V	High Z
Standby		_	ViH	Х	X	X	X	Vcc	5.0V	High Z
Programmi	ng	4	VIL	VIH	VIL	X	x	Vpp	6.0V	DIN
Program V	ərify	4	VIL	VIL	ViH	X	X	Vpp	6.0V	DOUT
Program In	hibit	4	VIH	Х	X	X	X	Vpp	6.0V	High Z
ateligent.	Manufacturer	2, 3	VIL	VIL	VIH	VH	VIL	Vcc	5.0V	89 H
Identifier	Device	2, 3	ViL	VIL	ViH	VH	VIH	Vcc	5.0V	89 H

NOTES:

1, X can be V_{IL} or V_{IH} 2. V_H ≓ 12.0V ±0.5V

3. $A_1 - A_8$, $A_{10} - A_{12} = V_{IL}$ 4. See Table 2 for V_{CC} and V_{PP} voltages.

Symbol	Parameter		Limita		Test Conditions
		Min	Max	Unit	(Note 1)
և	Input Current (All Inputs)		10	μA	V _{IN} = V _{IL} or V _{IH}
V _{IL}	Input Low Level (All Inputs)	-0.1	0.8	V	
ViH	Input High Level	2.0	V _{CC} +1	V	
VOL	Output Low Voltage During Verity		0.45	v	l _{OL} = 2.1 mA
V _{OH}	Output High Voltage During Verify	2.4		V	I _{OH} ≕ −400 µA
I _{CC2} (4)	V _{CC} Supply Current (Program & Verify)		100	mA	
Ipp2	VPP Supply Current (Program)		50	mA	ČĒ = V _{IL}
VID	Ag inteligent Identifier Voltage	11.5	12.5	v	
Vpp	inteligent Programming Algorithm	12.0	13.0	v	CE = PGM = VII
Vcc	inteligent Programming Algorithm	· 5.75	6.25	v	

DC PROGRAMMING CHARACTERISTICS TA = 25°C ±5°C

AC PROGRAMMING CHARACTERISTICS

T_A = 25°C ±5°C (See Table 2 for V_{CC} and V_{PP} voltages.)

Symbol	Parameter		LI	mits		Conditions
		Min	Тур	Max	Unit	(Note 1)
LAS	Address Setup Time	2		1	μs	
LOES	OE Setup Time	2			μs	
los	Data Setup Time	2			μS	
тан	Address Hold Time	0			μs	
loh	Data Hold Time	2		,	μs	- <u></u>
I _{DFP}	OE High to Output Float Delay	0		130	ns	(Note 3)
tvps	Vpp Setup Time	2			μs	
tycs	V _{CC} Setup Time	2			μ\$	
ICES	CE Setup Time	2			μs	
IPW	PGM Initial Program Pulse Width	0.95	1.0	1.05	ms.	
IOPW	PGM Overprogram Pulse Width	2.85		78,75	ms	(Note 2)
loe	Data Valid from OE			150	ns	

***AC CONDITIONS OF TEST**

Input Rise and Fall Times (10% to 90%) 20 ns Input Timing Reference Level0.8V and 2.0V Output Timing Reference Level0.8V and 2.0V

NOTES:

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

2. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X.

3. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven-see timing diagram.

4. The maximum current value is with outputs Og-O7 unloaded,

Fig - 7.2.2 (m) : Timing Parameters for 27128A EPROM






Figure 4. int_eligent Programming™ Flowchart




Table	1. (Dpe	rating	g M	odes		
Pins	ĈĒ	ŌĒ	Ag	A0	Vpp	٧ _{¢¢}	Outpute
Mode							
Read	VIL	۷٫∟	χ(1)	X	Vcc	5.0V	DOUT
Culput Disable	VaL	٧ _{tH}	×	X	vcc	5.0V	High Z
Standby	VIH	x	x	x	Vcc	5.0V	High Z
Programming	٧ _{IL}	ViH	X	x	(4)	(4)	DIN
Program Verity	VIH	٧ _{IL}	x	x	(4)	(4)	DOUT
Optional Program Verify	VIL	۷ _{IL}	×	×	Vcc	(4)	0 _{ОUT}
Program Inhibit	VIH	ViH	x	x	(4)	(4)	High Z
inteligent Identifier ⁽³⁾ manufacturer	Vit	VIL	V _H (2)	ViL	5.0V	5.0V	89H(5) 88H(5)
-device	٧ _{it}	٧ _{IL}	V _H (2)	VIH	5.0V	5.0V	04H

and the street

NOTES:


. - . '

NOTES: 1. X can be $V_{|H}$ or $V_{|L}$. 2. $V_{|H} = 12.0V \pm 0.5V$. 3. $A_1 - A_0$. $A_{10} - A_{13} = V_{|L}$. $A_{14} = V_{|H}$. 4. See Table 2 for V_{CC} and V_{PP} voltages. 5. The manufacturers identifier reads 69H for Cerdip EPROMs; 68H for Plastic ERROMs.

int_er

27256

PROGRAMMING WAVEFORMS



NOTES: 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{IL} and 2V for a V_{ID}. 1. The input timing reference level is 0.3V for a V_{ID} and 2V for a V_{ID} a Algorithm.

Fig - 7.2.2 (o): Timing Parameters for 27256 EPROM

intel

27256

TABLE 2, D.C. PROGRAMMING CHARACTERISTICS TA = 25 ±5°C

	D		Limits		Test Conditions
Symbol	Parameter	Min	Max	Unit	(see Note 1)
1,1	Input Current (All Inputs)		10	μA	$V_{IN} = V_{IL} \text{ or } V_{IH}$
VIL	Input Low Level (All Inputs)	-0.1	0.8	V	
V _{IH}	Input High Level	2.0	Vcc_	V	
VoL	Output Low Voltage During Verity		0.45	V	l _{OL} = 2.1 mA
VOH	Output High Voltage During Verily	2.4		V	I _{OH} = -400 µA
1 _{CC2} (4)	V _{CC} Supply Current (Program & Verify)		125	mA	
Ipp2 ⁽⁴⁾	Vpp Supply Current (Program)		50	mA	ČĒ = V _{IL}
VID	Ag inteligent Identifier Voltage	11.5	12.5	V	
Vpp	inteligent Programming Algorithm	12.0	13.0	V	CE = VIL
	Quick-Pulse Programming Algorithm	12.5	13.0	V	
Vcc	inteligent Programming Algorithm	5.75	6.25	V	
	Quick-Pulse Programming Algorithm	6.0	6.5	V	

A.C. PROGRAMMING CHARACTERISTICS

 $T_A = 25 \pm 5^{\circ}C$ (see table 2 for V_{CC} and V_{PP} voltages)

	Basa atan	[Liı	nlts		Test Conditions*
Symbol	Parameter	Min	Тур	Max	Unlt	(Note 1)
las	Address Setup Time	2			μs	· .
LOES	OE Setup Time	2			μ5	· · · ·
tos	Data Setup Time	2			μs	·
1 _{AH}	Address Hold Time	0			μs	<u></u>
¹ DH	Data Hold Time	2			μs	
IDEP	OE High to Output Data Float Delay	0		130	μs	(Note 3)
lyps	Vpp Setup Time	2			μs	
lvcs	V _{CC} Setup Time	2		l	μs	
lpw	CE Initial Program Pulse Width	0.95	1.0	1.05	ms	inteligent Programming
		95	100	105	μs	Quick-Pulse Programming
lopw	CE Overprogram Pulse Width	2.85		78.75	ms	(Note 2)
LOE	Data Valid from OE			150	ns	

*A.C. CONDITIONS DF TEST

Inout Bise and Fall Times

hiput nise and r all times	
(10% to 90%)	
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V and 2.0V
Output Timing Reference Level	

NOTES:

NOTES: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}. 2. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X (int_eligent Programming Algorithm only). 3. This parameter is only sampled and is not 100% tested. Output Data Float Is defined as the point where data is no thonger driven—see timing diagram on the following page. 4. The maximum current value is with outputs O₀ to O₇ un-loaded.

Fig - 7.2.2 (p): Timing Parametrs for 27256 EPROM

140 J.

8

IBM-PC TO TRAINER DOWN LOADING SOFTWARE

Introduction 8.1

The IBM-PC and the 8086 trainer can be connected together by a 4800-Bd RS232 serial link on COM1 port. An ASCII (non document text) of the following format can be down loaded into the RAM of the 8086 trainer. The ASCII file will usually be prepared from the LIST file produced by the Macro Assembler. This link will be used mainly to down load program codes which will be executed out of the RAM of the trainer. The following program will drive an ADC connected with the trainer as per schematic diagram of page-81 RUT-1. The program codes are developed using MASM. The LST file is given the following format according to the RAM locations of the trainer. Every instruction line must be terminated by; (semicolon). Also, the last character should be a * (star) which is used to indicate the end of transmission. Now, these codes will be transferred to the trainer. Execution will be done at the local keyboard of the traner at loctation 08000h.

08000 -					
08000 -		BA 00 30	; mov	dx, 3000h	pointing at Command Regsiter
08003 -		EE	; out	dx,al	Convert command to ADC
08004 -		B9 02 00	; mov	cx, 0002h	del ay parameter
08007 -		E2 FE	; loop	HERE1 (0000:8007)	Conversion dealy
08009 -		EC	; in	al, dx	data is read
0800A -		88 47 4E	; mov	BYTE PTR [bx+4Eh],al	data is xferred to T2
0800D -		9A 7C F4 00 F0	; call	SUR#8 (F000:F47C)	translating T2 to T1 (hex to cc-codes)
08012 -		C7 47 44 00 00	; mov	[bx+44h], 0000h	blanking D4D3 positions odf the display
08017 -		C7 47 46 00 00	; mov	[bx+46h], 0000h	blanking D6D5 positions of the display
0801C -		C7 47 48 00 00	; mov	[bx+48h], 0000h	blanking D8D7 positions of the display
08021 -		C7 47 4A 00 00	; mov	[bx+4Ah], 0000h	blanking D9 position of the display
08026 -		9A B6 FF 00 F0		SUR# 3 (F000:FFB6)	transferring T1 to 8279
0802B -		B9 FF FF	; mov	cx, 0FFFFh	display update delay
0802F -		E2 FE	; loop	HERE2 (0000:082F)	wait
08030 -		EA 00 80 00 00	; imp	0000:8000	get the next sample
	ŀ		, , E		


The content of the 1st small box (08000) is transmitted first to the trainer as the memory location from where the program codes will be stored. The contents of the second box is then transmitted character by character. The PC xmits a character and then waits for the acknowledgment form the trainer. If no ACK is received, no transmission. The communication software has the following parts and will be documented in the next few pages.

01. **Program for IBM-PC (SCOM86.EXE)**

- Checking if the 8086 trainer has been popwered up.
- Asks the user to enter the ASCII file name from the keyboard
- The ASCII file is opened for READ only.
- The Hedaer (RAM starting location) is transmitted. Xmission is indicated by sending code 01h.
- Then the instruction codes are transmitted. Code 01h is xmitted after the end of each instruction codes transmission.
- End of file transmission is marked by sending charater 03h.

02. 8086 Trainer Firmware


- Receives the header. The ASCII is processed to retrieve the 20-bit starting address of the RAM.
- Receives the instruction codes in ASCII. These are processed to reconstruct the hex codes and one instruction at a time. The codes are also placed in the appropriate RAM locations.



- ·

· . -

IBM-PC SCOM86.EXE FLOW CHART






Fig - 8.1(b) : Software Flow Chart for IBM-PC's EXE Program to Coomunicate with Trainer

8.2 Assembly Source Code Listing for IBM-PC's EXE program

4

٩

STACK	SEGMENT	para stack 'stack'		
	DW .	2048 ժաթ(0)		
STICTOP	LABEL	ward		
STACK	ENDS			
DATA	SEGMENT para publ	ic 'data'		
FLAGI	DB 00 used by (COM1_IN procedure		
FLAG2	DB 00			
FLAG3	DB 00	•		
FLAG4	DB 03 for retry t	o enter valid filename		
FLAGS	DB 00	· · · · · · · · · · · · · · · · · · ·	•	
FLAG6	DB 00			
PMT		r = PRoMt, 0D=Curringe Retur, 0A=Line Fe		
		for Loading ASCII File	.60	
ENQ	DB 0Dh0Ah	The bound room a new job to with the		
<u>Y</u>		g for 8086 Trainer		
ACKI			n	
		leadyI',0Dh,0Ah,0Dh,0Ah,24h		
ACK2	DB 0Dh0Ah	• · · · · · · · · · · · · · · · · · · ·		
		ng Starting Location of RAMI',0Dh,0Ah,24	The second contract of the second sec	•••'
	DB 0Dh0Ah			
ACK3	DB 0Dh0Ah			
		ng Program/Data CodeI',0Dh,0Ah,24h		
	DB 0Dh0Ah			
ACK4	DB Transmission Er	ds		
	DB ODLOAL			
TI_OUTM	DB Transmit Timeou	it - Check Hardware',0Dh,0Ah,24h		
PROMPT I	DB 0Dh0Ah			
	DB Please Type in A	SCII Filename' ODh 0AH		۰ ب
	DB Filename Format	is: path/Filename.TXT',0Dh,0Ah,24h		ai V
FNAME I	DB 81	•		ũ.
		paracters in file path excluding CR		
		racters of path including CR		,
BUFF	DB 16 dup ()	······		
FHANDLE				
		Opened.,0Dh0Ah24h		
	DB 0Dh0Ah	eperior (endering a		
		hname in the Right Format!.0Dh,0Ah,24	ж	
	DB ODLOAL			
	DB 'Bad Pethrame	ሆ <u>በ</u> በ አ ክ ጋ ለ ኩ		
WARN D		FILE DOESN'T CONTAIN ANY DASH O		
QUEUE DI		Contract Dash G	AFTER SEMICOLON (J), VDR, VAR, 246	
•	DB 00h			1
	ENDS			a 1
CODE :	SEGMENT para put	the feedel		•
				· ·
4	APPONE CUMICOT	DE.ds:MYDATA.ss:MYSTACK	* ** * ** *	
-	670 • 677			
	nov ar STACK			
	nov ss, ax			
1	nov sp. offset STKTOP			
r	nov. zz,0000h	;init of COM1's IVT		•
	nov es,ax	:00030h - 00033h		-7. 4
	nov WORD PTR cs:003			4 1
· • 1	nov WORD PTR es:003	2h, seg COM1_IN ; init IVT for int 0Ch	• •	b.
	•.			ų
. 1	nov WORD PTR cs.008	Ch. offset CTLC		4
ſ	10v WORD PTR cs.008	Eh, seg CTLC ; IVT for ^C detection dur	ing I/O	
•	1	- · · ;		
				٠
OMMENT	•		· · · · ·	
	odes do not work to set	the IVT for int OCh		
mor .	•			•

mov sh,25h

mov 1LOCh mov dx, seg COM1_IN; mov ds.dx mov dx.offset COM1_IN int 21h; does not work

al,21h :Master 8259 (20-3F) IMR addrs = 21h ìn. 10EC h and al ded: 11101100b ,COM1's Reinterrupts CPU on IR4 21h,al ; IR4 line (mt 0Ch, IR0=int 08h) is enabled out ah,00h init of comm protocol mov mov at 0000h pointing at COM1 port al,110001116 ;4800Bd.NP.2-SB.8-DB mov ROM BIOS function call 141h int ;LCP =Line Control Port addrs =03FBh dx 03FBh mov al, dx RaRDY line can generate interrupt. in. _17Fh and dx al aut #101h mov. ; pointing at IER = Interrupt Enable Register MOV ac 03F9h out لعهك ; no need to assert DTR/, RTS/ which are already ;hardware programmed by jumpers at COM1 connector ; pointing at Modem Control Register ;enable 8086's interrupt sti ah,09h message Now Roll Calling for 8086 Trainer...1 πov da, seg ENQ **m**07 nov ds, dx dy offset ENQ **π**0**▼** 21h int ;send prompt message to CRT LB2: =105h ; LB2= Label-2 Roll Calling 8086 Trainer mov call XMIT ; Procedure to write data at Transmitter of 8250 ԵԼ45հ шov ;wait for the trainer to dugest 05h code. CDAG: call DELAY dec bl jna CDAG ; CDAG = Count Down Again THERE mov sh01h ;getting keyboard status int 16h ing RDKY ; an = not zero, key waiting BB: FLAGI 01h ; 01 is given by COMI's Rain COM1_IN SUR when ACK is received cmp ing LB2 ; 05 code was not received by 8086 trainer FRL jmp ; trainer is ready and now transmit ASCII file RDKY: ah 00h MOV int 16h стр al 51h ; check if Quit () command BB ; recheck Acknow of 06h ine QUIT ;goto DOS mo FRL ah,09h ; 8086 Trainer is Ready......I mov da, seg ACKI TIOY da, da ±0¥ da, offset ACK1 mo▼ int 21h ah,09h ; Press L for Loading ASCII file mov

dx seg PMT ₩0¥ de, de mov mov dx offset PMT int 21h CHKLK: mov ah,00h ; check for L key int 16h al,4Ch cmp GRDTX jz. ∎1,51h cmp ⊭ QUIT jmp CHKLK GRDTX call RDTX ; go ahead read and muitting ASCII file jmp QUIT : transmit finishes QUTT: al,21h ;unmask UART for COM1 to prevent it. in. al 10h or from disrupting DOS out 21h,al mov m.4C00h int 21h CTLC PROC NEAR mov m.4C00h int 21h iret CTLC ENDP COMI_IN PROC NEAR ; data is read from Rx buffer. Put in circult ;queue QUEUE and then CHK_DIS routine prints it on CRT. sti push ax push br push dr push di push ds mov **MYDATA** mov ds, ax dx,03F8h mov Receiver Buffer Address of 8250 ब्द् **त**र in i mov SBUFF, al ai,06h cmp jaz LB4 ; no ack og 06h FLAG1,01h ; ack is received mov LB4: nop ai,20h шov ; non specific End of Interrupt for 8259 20h, al out ds pop đi pop đκ рор pop Ъx pop âx, iret COMI_IN ENDP ł XMIT PROC NEAR push bx push сx push фx push ax mov cx,0010h RECHK: mov dx.03FDh ;check if Tx buffer is ready al da in

١,

and al.20h . z NO_RDY Tx is READY! pop EX. dx,03F8h ; pointing at UART mov out વર્ત્ર હો clc jmp DONE NO_RDY: loop RECHK ; check Tx buffer for readiness again & OFFSET TI_OUTM mov ահ 09հ шоv 6h.00h mov int 21h stc pop ШK DONE: dx pop CIII. pop pop bx ret XMIT ENDP RDTX PROC NEAR ; ASCII file read and XMIT sti push br prompt to enter filename from keyboard. mov ah 09h 6h,00h **mov** da, seg PROMPT mov ds, dz mov dz, offset PROMPT πov int 21h CELI SPACE mov ah 09h ; Warning message not to include - after ; in ASCII file шоv 5**h,0**0h dt seg WARN mov ds, dx mov dx offset WARN mov int 21h GFIL: ;GFIL=GetFILe get filename from keyboard mov ah 0Ah nto v da, seg FNAME ds, dx mov mov dr. offset FNAME int 21h mov bLFNAME+1 ;length of filename for C:\TXFILE.TXT it is 13d mov **bh,00**h ;bx is a pointer FNAME+2[bx].00h ;place 00 (ASCIIZ) to replace CR(0Dh) at end. nov ah 3Dh mov ; ASCII file openning a100h mov dx seg FNAME+2 mov ds,dx nov mov dx,offset FNAME+2 int 21h mov FHANDL, ax ;File Handle is saved inc FIOK ; file opened dec FLAG4 ; 3 times chance if worng pain for filename jz BELOW

ä

ELOV ah,09h mov da, seg MSG2 ds, dx mov nov dx offset MSG2 int 21h janp GFTL BELOW: mov FLAG4.03h , not correct filename mov ah,09h mov dx seg MSG3 ; message Bad pathname mov qa qa mov dx offset MSG3 int 21h mov al2Ah ; muit * to trainer to indicate end of muission call XMIT imp EXIT! FIOK: ah,09h ; file opening success message MOV **MOV** dx, seg MSG1 mov de, de mov da, offset MSGI int 21h sh.42h File Pointer Position mov mov al.00h mov bzFHANDL cx,0000h MOA mov dx,0000h int 21h mov at09h ; header will be sent RAM address call XMIT call DELAY cmp FLAGI,01h ; ack 06 is received PM: Z OKX , go shead call CTLO jenp PM OKX: mov FLAG1,00h ; to sense next acknowledgement ah 09h mov ; message Transmitting RAM starting location mov dyseg ACK2 zo, da, dz mov dt, offset ACK2 int 21h GCHA: call NXTCHA ; reading next character from File crap BUFF,20h ;space is not printed 2 GCHA ;GCHA=Get CHAracter crap BUFF_2Dh ; - will not be printed jz PEXIT ; proceed to EXIT mov ah.02h ; printing the start of RAM XXXXX mov d, BUFF int 21h mov aLBUFF amit start of RAM XXXXX call XMIT call DELAY ; checking if ACK (06h) has arrived from trainer. ACMP: cmp FLAG1,01h jz OKI

	,	•		
-	· · · · · · · · · · · · · · · · · · ·		•	•
	call CTLQ		· · ·	
	jmp ACMP			1
OKI:	mov FLAGI.00h			
UKI.	MOV FLAGIOON			
				· ·
	jamp GCHA			
PEXIT	mov allolh ; end of header transmission, RAM start XXXXX			
	call XMIT			
	call DELAY			
A 11				
CM:	cmp FLAG1,01h	•		
	jz OK2 ; ack OK of 06h			
	call CTLQ			â
	jump CM ; wiating for ack or Q=Quit			:
OK2:	mov FLAGI,00h ; faig reset to sense next ack			
012.				-
	• -			•
	CHI SPACE			
				•
	mov ah.09h ; message transmitting Program/data codes			
	mov dy, seg ACK3			
	mov de da			
	mov du offset ACK3			·
	•			•
\sim	int 21h			
AGN:	call NXTCHA			
	mov ab.02h ; printing Offset of the RAM locations			
	mov diBUFF ; no mission			4
	int 21h			
				.1
				•
	cmp BUFF_2Dh			:
	jnz AGN ;			•
	· ·			
AGN1:	call NXTCHA ; now time to mit more an data/codes			•
AUNT.	call NXTCHA ; now time to unit program data/codes			
				
	cmp BUFF,2Ah ; if * end of mit			
	jz EXITP ; sensed *			
				•
	mov sh.02h ; print all program codes			
	mov dlBUFF			
	int 21h			
	cmp BUFF,3Bh :: detecting			
	jz Al			
	cmp BUFF,20h ; space is not being transmitted			
	jz AGNI			
	mov #LBUFF ; valid program codes are being amitted			
	call XMIT			
	call DELAY			
CMP1:	cmp FLAG1.01h			
	z OK3 , ack OK			
	call CTLQ			
	jmp CMP1			
OK3:	mov FLAG1,00h ; to sense next ack			
	jmp AGN1 ; remaining Characters of the Line			
	÷ ···			•
A1:	mov aloth ; one instruction muit done			
	call XMIT			
	•			
	call DELAY			
FCHK:	emp FLAG1,01h			
	jz OK4 ;ackOK			
	call CTLQ			
	jmp FCHK FlagCHeck			
017.1				
OK4:	mov FLAG1,00h			

peno AGN ; next Line EXITP: mov alBUFF ; mut * to trainer call XMIT ۰. call SPACE call SPACE ab,09h ; Transmission Ends Message mov mav di, seg ACK4 mov ds, da mov dz. offset ACK4 int 21h mov ab.3Eh ; ASCII file close EXIT: mov by FHANDL int 21h EXITI: mov m,4C00h int 21h . Iet RDTX ENDP CTLQ PROC NEAR mov ah,00h int 16h camp al_51h joz OUTX mov ab 3Eh ; ASCII file close mov by FHANDL int 21h mov m,4C00h int 21h . OUTX: ret CTLQ ENDP NXTCHA PROC NEAR mov ah3Fh ; reading one byte from the current file pointer mov by FHANDL mov cx,0001h mov dr. seg BUFF mov ds, dr mov dr. offset BUFF int 21h ret NXTCHA ENDP SPACE PROC NEAR mov nh02h mov dloDh int 21h mov ah 02h mov dloAh int 21h ret SPACE ENDP DELAY PROC NEAR mov cx0FFFFh HERE: loop HERE ret DELAY ENDP CODE ENDS END START

8.3 C Source Code Listing for IBM-PC's EXE Program

```
#include <stdio.h>
#include <bios.h>
#define MSG1 'nNow Roll Calling for 8086 Trainer.......!\n?
#define STCMD (bioscom(2,0x00,0)) && 0x0006 != 0x0006
#define TXCMD 1,ch,0
main ()
Ł
   char fname [80],ch;
   FILE *fp;
   int y,
   bioscom (0,0xC7,0); /* COM1 initialize at 4800Bd,NP,2-SB */
   printf (M3G1);
   do
    ł
      bioscom (1,0x05,0)/* sending ASCII=05h=ENQ=Enquiry) */
       delay (100); /* delay to absorb the data byte by the trainer */
    3
   while ((bioscom(2,0x00,0)) := 0x06);
  printf ("nTrainer is Ready......!\n");
  printf ("nPress Capital-L to Load and Xmit ASCII File\n");
  printf ("nEnter Pathname for the File.\n");
  gets (fname);
   fp = fopen (fname,"r");
   bioscom (1,0x09,0); /* 09h = ASCII Header Transmit (HT) */
   if (STCMD)
                  /*checking for the ACK coming from Trainer */
    {
      printf(MSG2);
      exit(1);
    }
   printf ("\nNow Transmitting the RAM Starting Address .... !\n");
   do
    ł
       putchar(ch=getc(fp));
       if(ch != ' ')
           if (ch != '-')
                bioscom(TXCMD);
                delay (10);
                if(STCMD) /* ACK (06h) is checked and not received)*/
                  Ł
                     printf(MSG2);
                     exit(2);
```

÷

} while(ch != '-');

}

putchar (getc(fp)); bioscom(1,0x01,0);

1 End 11 RAM address Transmithin */

printf("\nNow Transmitting ONLY the Instruction Codes.\n");

do { putchar(ch=getc(fp)); if (ch = '-'){ do { if((ch=getc(fp)) != ' ') { if(ch != ';') { bioscom(TXCMD); delay(10);putchar(ch); printf("InTransmission Ends......!In"); /* xnil-9 * menlylty and V exit (0); /* xnil-9 * menlylty and V if(ch --- '*') { } else { if (STCMD) /* ACK not received */ { printf (MSG2); exit(3);} } } else /* one instruction xmission is ended */ { end of one Instruction xunition of putcher(ch); bioscom(1,0x01,0); /* 01h = SOH = sif (STCMD) exit(4);} } else putchar (ch); } while (ch != ';');} while (ch != '*'); return (0);152

8.4 Assembly Source Code Listing for Trainer's Firmware

8086 Trainer's Firmware Program Listing Mainline Program Starts at F1600h.

F1600		s at F1600h.		
11000	- C7 47 70 00 00	mov	Ե ռ+70հ10000հ	, f70=00470h, f71=00471h
F1605	- C7 47 72 00 00	: mav	[bx+72h] 0000h	f72=00472h, f73=00473hb
F160A	 C7 47 74 00 00 	NON	[bx+74h].0000h	:174=00474h, £75=00475h
F160F	- BB 00 01	mov	bx,0100h	new value for bx to set vector for int 4th
F1612 -	- C7 47 10 00 17	mov	[bx+10h] 1700h	(00110) = 00, (00110) = 17 for int 44h
F1617 -	- C7 47 12 00 F0	mov	[bx+12h10F000h	(00112) = 00, (00113) = F0 for int 44h
F161C	- BB 00 04	: moy	bx.0400h	; getting back by's value
:now	initializing the 825			. Berning out e ox s Aafrie
F161F			1 2 4041	
F1622 -		(MOA	dc3400h	; pointing at CR-1
F1624		mov	al,22h	, 8086 system, 2-SB, 8-Character
F1625 -		: out	र्क्ट व	; done
		: MOA	dx,340 2h	; pointing at CR-2
F1628 -		: mov	aL35h	; CLK prescaler=5 for 1024K_4800-Bd
FI62A		: out	તેમ થો	; done
F162B -		: mov	dx,3404h	; pointing at CR-3
F162F -		: mov	al0E0h	, Rx Enabled, Normal Int., IntAck enabled
F1630 -	-	: out	daç ni	done
F1631 -		: mov	ժ ւ340Ah	; pointing at Set Interrupt Register
F1634 -		: mov	al l4h	: Interrupt enabled for L.4 of int 44h
F1636 -	EE	: out	dx, ai	; done
F1637 -	BA 0C 34	: mov	dx340Ch	; pointing at Reset Interrupt register
F163A -	80.00	mov	a1,00h	; data relating to interruppt
F163E -	EE	: out	da, al	done
F163D -	BE 78 00	: mov	si 0078h	; si as pointer to save RAM start address
F1640 -	FB	: sti		8086's interrupt is enable
F1641	EA 41 16 00 F0	: janp	F000:1641	, initialization done. Wait for interrupt.
; Inter: F1700 -	rupt Service Routin 80 7F 73 00			·# 673 =12
F1700 - F1704 -	80 7F 73 00 74 05	: cmp : jz	BYTE PTR [bx+73h],00h F000.170B	;# 173=1?
F1700 - F1704 - F1706 -	80 7F 73 00 74 05 EA 09 70 00 00	:cmp :jz :jmp	BYTE PTR [5x+73h],00h F000.170B 0000:7000	; goto LB1 and develop codes in RAM
F1700 - F1704 - F1706 - F170B -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00	: cmp : jz : jmp : cmp	BYTE PTR {bx+73h],00h F000.170B 0000.7000 BYTE PTR [bx+74h],00h	
F1700 - F1704 - F1706 - F170B - F170F -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05	: cmp : jz : janp : cmp : jz	BYTE PTR [5x+73h],00h F000.170B 0000.7000 BYTE PTR [5x+74h],00h F000:1716	; goto LBI and develop codes in RAM , if f74=1?
F1700 - F1704 - F1706 - F170B - F170F - F1711 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0	: cmp : jz : jmp : cmp : jz : jmp	BYTE PTR [bx+73h],00h F000.170B 0000.7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760	; goto LBI and develop codes in RAM . if f74=1? ; follow LB2
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00	: cmp ; jz ; jmp ; jmp ; jz ; jmp ; cmp	BYTE PTR [bx+73h],00h F000.170B 0000.7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h	; goto LBI and develop codes in RAM , if f74=1?
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05	: cmp ; jz ; jmp ; cmp ; jz ; jmp ; cmp ; jz	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721	; goto LB1 and develop codes in RAM . if f74=1? ; follow LB2 ; if f75=1?
F1700 - F1704 - F1706 - F170B - F170B - F170F - F1711 - F1716 - F171A - F171C -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0	: cmp ; jz ; jmp ; cmp ; jz ; jmp ; jmp	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740	; goto LBI and develop codes in RAM . if f74=1? ; follow LB2
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A - F171A - F171C - F1721 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34	: cmp ; jz ; jmp ; cmp ; jz ; jmp ; cmp ; jz ; jmp ; mov	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1721 F000:1740 dx 340Eh	; goto LB1 and develop codes in RAM ; if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A - F171C - F1721 - F1724 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC	: cmp ; jz ; jmp ; cmp ; jz ; jmp ; cmp ; jz ; jmp ; mov ; in	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx	; goto LB1 and develop codes in RAM if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256 ; get the ASCII byte
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A - F171C - F1721 - F1722 - F1725 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05	: crap ; jz ; jmp ; crap ; jz ; jmp ; crap ; jz ; jmp ; mov ; in ; crap	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx aL05h	; goto LB1 and develop codes in RAM if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC?
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A - F171C - F1721 - F1722 - F1725 - F1727 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05	: cmp ; jz ; jmp ; cmp ; jz ; jmp ; cmp ; jz ; mov ; in ; cmp ; jz	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx 340Eh al,dx al,05h F000:172E	; goto LB1 and develop codes in RAM if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC? ; yes Roll C alling
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A - F171C - F1721 - F1724 - F1725 - F1727 - F1729 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0	: crap ; jz ; jmp ; crap ; jz ; jmp ; crap ; jz ; jmp ; mov ; in ; crap	BYTE PTR [5x+73h],00h F000.170B 0000:7000 BYTE PTR [5x+74h],00h F000:1716 F000:1760 BYTE PTR [5x+75h],00h F000:1721 F000:1740 dx,340Eh al,dx aL05h F000:172E F000:1725	; goto LB1 and develop codes in RAM if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC?
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A - F171C - F1721 - F1722 - F1722 - F1729 - F172E -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01	: cmp ; jz ; jmp ; cmp ; jz ; jmp ; cmp ; jz ; mov ; in ; cmp ; jz	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx al,05h F000:172E F000:1725 BYTE PTR [bx+75h],01h	; goto LB1 and develop codes in RAM if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC? ; yes Roll C alling
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A - F171C - F1721 - F1722 - F1727 - F1729 - F1722 - F1722 - F1722 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06	: crap ; jz ; jmp : crap ; jz ; jmp : crap ; jz ; mov ; in ; jz ; jmp	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx aL05h F000:172E F000:1725 BYTE PTR [bx+75h],01h aL06h	; goto LB1 and develop codes in RAM if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC? ; yes Roll C alling ino Roll C alling ino Roll C alling ; allow LB3
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A - F171A - F171A - F1721 - F1722 - F1722 - F1722 - F1732 - F1734 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06 EE	: crap ; jz ; jmp : crap ; jz ; jmp : crap ; jz ; jmp : mov ; jz ; jmp ; jmp ; mov	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx al,05h F000:172E F000:1725 BYTE PTR [bx+75h],01h	; goto LB1 and develop codes in RAM if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC? ; yes Roll C alling ; no Roll C alling just IRET
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A - F171A - F1712 - F1721 - F1722 - F1722 - F1722 - F1732 - F1734 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06	: cmp ; jz ; jmp : cmp ; jz ; jmp : cmp ; jz ; jmp : mov ; jz ; jmp : mov ; jz ; jmp : mov ; mov	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx aL05h F000:172E F000:1725 BYTE PTR [bx+75h],01h aL06h	; goto LB1 and develop codes in RAM if f74=1? follow LB2 ; if f75=1? follow LB3 pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC? ; yes Roll C alling ino Roll C alling ino Roll C alling ino Roll C alling code for Acknowledgement to IBM-PC ; ACK sent to IBM-PC
F1700 - F1704 - F1706 - F170B - F170B - F170F - F1711 - F1716 - F171A - F1716 - F1714 - F1721 - F1722 - F1722 - F1722 - F1722 - F1732 - F1733 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06 EE CF	: cmp ; jz ; jmp ; cmp ; jz ; jmp ; cmp ; jz ; jmp ; mov ; jz ; jmp ; mov ; mov ; mov ; mov	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx aL05h F000:172E F000:1725 BYTE PTR [bx+75h],01h aL06h	; goto LB1 and develop codes in RAM if f74=1? follow LB2 if f75=1? follow LB3 pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll Calling by the IBM-PC? ; yes Roll Calling no Roll Calling no Roll Calling ; code for Acknowledgement to IBM-PC
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A - F171C - F1712 - F1724 - F1725 - F1727 - F1729 - F1722 - F1732 - F1732 - F1734 - F1735 - Codes I	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06 EE CF	: crap ; jz ; jmp ; crap ; jz ; jmp ; crap ; jz ; mov ; in ; crap ; jz ; jmp ; mov ; mov ; mov ; mov ; mov ; mov	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx al,05h F000:172E F000:1735 BYTE PTR [bx+75h],01h al,06h dx,al	; goto LB1 and develop codes in RAM if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC? ; yes Roll C alling ino Roll C alling ino Roll C alling ; code for Acknowledgement to IBM-PC ; ACK sent to IBM-PC
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A - F1716 - F1712 - F1721 - F1722 - F1722 - F1722 - F1722 - F1732 - F1733 - Codes I F1740 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06 EE CF	: crap ; jz ; jmp ; crap ; jz ; jmp ; crap ; jz ; jmp ; mov ; in ; crap ; jz ; jmp ; mov ; mov ; mov ; out ; iret	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx al,05h F000:172E F000:172E F000:1735 BYTE PTR [bx+75h],01h al,06h dx,al	; goto LB1 and develop codes in RAM if f74=1? follow LB2 ; if f75=1? follow LB3 pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC? ; yes Roll C alling ino Roll C alling ino Roll C alling ino Roll C alling code for Acknowledgement to IBM-PC ; ACK sent to IBM-PC
F1700 - F1704 - F1706 - F170B - F170B - F170F - F1711 - F1716 - F1714 - F1716 - F1721 - F1722 - F1722 - F1722 - F1722 - F1732 - F1733 - Codes I F1740 - F1743 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06 EE CF To r LB3: BA 0E 34 EC	: crap ; jz ; jmp ; crap ; jz ; jmp ; crap ; jz ; mov ; in ; crap ; jz ; jmp ; mov ; mov ; mov ; mov ; mov ; mov	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx aLO5h F000:172E F000:172E F000:1735 BYTE PTR [bx+75h],01h aLO6h dx,al	; goto LB1 and develop codes in RAM if f74=1? follow LB2 if f75=1? follow LB3 pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC? ; yes Roll C alling no Roll C alling no Roll C alling ; code for Acknowledgement to IBM-PC ; ACK sent to IBM-PC ; ISR done for one byte ASCII character.
F1700 - F1704 - F1706 - F170B - F170B - F170F - F1711 - F1716 - F1714 - F1716 - F1721 - F1722 - F1722 - F1722 - F1722 - F1722 - F1732 - F1733 - Codes I F1740 - F1740 - F1744 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06 EE CF Tor LB3: BA 0E 34 EC 3C 09	: cmp : jz : jmp : cmp : jz : jmp : cmp : jz : jmp : mov : mov : out : iret : mov : in : cmp	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx al,05h F000:172E F000:172E F000:1735 BYTE PTR [bx+75h],01h al,06h dx,al	; goto LB1 and develop codes in RAM if f74=1? follow LB2 if f75=1? follow LB3 pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll Calling by the IBM-PC? ; yes Roll Calling no Roll Calling no Roll Calling ; code for A cknowledgement to IBM-PC ; ACK sent to IBM-PC ; ISR done for one byte ASCII character.
F1700 - F1704 - F1706 - F170B - F170B - F170F - F1711 - F1716 - F1714 - F1716 - F1721 - F1722 - F1722 - F1722 - F1722 - F1732 - F1733 - Codes I F1740 - F1740 - F1744 - F1744 - F1746 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06 EE CF Tor LB3: BA 0E 34 EC 3C 09 74 05	: crap ; jz ; jmp ; crap ; jz ; jmp ; crap ; jz ; jmp ; mov ; in ; crap ; jz ; jmp ; mov ; mov ; out ; iret	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx aLO5h F000:172E F000:172E F000:1735 BYTE PTR [bx+75h],01h aLO6h dx,al	; goto LB1 and develop codes in RAM if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC? ; yes Roll C alling ; no Roll C alling ; no Roll C alling ; no Roll C alling ; no Roll C alling ; code for A cknowledgement to IBM-PC ; ACK sent to IBM-PC ; ISR done for one byte ASCII character. ; pointing at Rx ; reading code
F1700 - F1704 - F1706 - F170B - F170F - F1711 - F1716 - F171A - F171A - F1712 - F1721 - F1722 - F1722 - F1722 - F1722 - F1732 - F1733 - Codes I F1740 - F1740 - F1743 - F1744 - F1746 - F1748 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06 EE CF Tor LB3: BA 0E 34 EC 3C 09 74 05 EA 54 17 00 F0	: cmp : jz : jmp : cmp : jz : jmp : cmp : jz : jmp : mov : mov : out : iret : mov : in : cmp	BYTE PTR [bx+73h],00h F000.170B 0000:7000 BYTE PTR [bx+74h],00h F000:1716 F000:1760 BYTE PTR [bx+75h],00h F000:1721 F000:1740 dx,340Eh al,dx al,05h F000:172E F000:172E F000:1735 BYTE PTR [bx+75h],01h al,06h dx,al	; goto LB1 and develop codes in RAM if f74=1? follow LB2 if f75=1? follow LB3 pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll Calling by the IBM-PC? ; yes Roll Calling no Roll Calling just IRET allow LB3 ; code for A cknowledgement to IBM-PC ACK sent to IBM-PC ; ISR done for one byte ASCII character. ; pointing at Rx ; reading code ; check if Marker for RAM Loc is coming?
F1700 - F1704 - F1704 - F170B - F170B - F170F - F1711 - F1716 - F1714 - F1714 - F1712 - F1724 - F1725 - F1729 - F1729 - F1729 - F1729 - F1728 - F1733 - F1734 - F1740 - F1740 - F1746 - F1748 - F1740 - F1748 - F1740 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06 EE CF Tor LB3: BA 0E 34 EC 3C 09 74 05 EA 54 17 00 F0 C6 47 74 01	: cmp : jz : jmp : cmp : jz : jmp : cmp : jz : jmp : mov : mov : out : in : cmp : jz : jmp : mov : cmp : jz : jmp : mov : cmp : jz : jmp : mov : jz : jmp : mov : in : cmp : jz : jmp : mov : jz : jmp : mov : in : jz : jmp : mov : out : ir : jmp : mov : jz : jmp : mov : out : ir : iret	BYTE PTR [bx+73h],00h F000.170B 0000.7000 BYTE PTR [bx+74h],00h F000.1716 F000.1760 BYTE PTR [bx+75h],00h F000.1721 F000.1740 dx,340Eh al,dx al,05h F000.172E F000.1735 BYTE PTR [bx+75h],01h al,06h dx,a1	; goto LB1 and develop codes in RAM if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC? ; yes Roll C alling just IRET ; allow LB3 ; code for A cknowledgement to IBM-PC ; ACK sent to IBM-PC ; ISR done for one byte ASCII character. ; pointing at Rx ; reading code ; check if Marker for RAM Loc is coming? ; yes Marker has arrived ; no Marker, just iret
F1700 - F1704 - F1708 - F1708 - F1708 - F1711 - F1716 - F1714 - F1716 - F1714 - F1712 - F1724 - F1725 - F1729 - F1728 - F1729 - F1728 - F1732 - F1735 - Codes I F1740 - F1740 - F1740 - F1748 - F1740 - F1749 - F1759 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06 EE CF FOT LB3: BA 0E 34 EC 3C 09 74 05 EA 54 17 00 F0 C6 47 74 01 B0 06	: cmp : jz : jmp : cmp : jz : jmp : cmp : jz : jmp : mov : mov : mov : out : in : cmp : jz : jmp : mov : mov : out : iret	BYTE PTR [bx+73h],00h F000.170B 0000.7000 BYTE PTR [bx+74h],00h F000.1716 F000.1760 BYTE PTR [bx+75h],00h F000.1721 F000.1740 dx,340Eh al,dx al,05h F000.172E F000.172E F000.172E F000.1735 BYTE PTR [bx+75h],01h al,06h dx,al dx al,09h F000.174D F000.174D F000.1754	; goto LB1 and develop codes in RAM if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC? ; yes Roll C alling ; no Roll C alling just IRET ; allow LB3 ; code for Acknowledgement to IBM-PC ; ACK sent to IBM-PC ; ISR done for one byte ASCII character. ; pointing at Rx ; reading code ; check if Marker for RAM Loc is coming? ; yes Marker has anived
F1700 - F1704 - F1706 - F170B - F170B - F170F - F1711 - F1716 - F171A - F171A - F1712 - F1721 - F1722 - F1725 - F1729 - F1728 - F1732 - F1732 - F1734 - F1735 - Codes I F1740 - F1740 - F1743 -	80 7F 73 00 74 05 EA 00 70 00 00 80 7F 74 00 74 05 EA 60 17 00 F0 80 7F 75 00 74 05 EA 40 17 00 F0 BA 0E 34 EC 3C 05 74 05 EA 35 17 00 F0 C6 47 75 01 B0 06 EE CF Tor LB3: BA 0E 34 EC 3C 09 74 05 EA 54 17 00 F0 C6 47 74 01	: cmp : jz : jmp : cmp : jz : jmp : cmp : jz : jmp : mov : mov : out : iret : mov : in : cmp : jz : jmp : mov : mov : jz : jmp : mov	BYTE PTR [bx+73h],00h F000.170B 0000.7000 BYTE PTR [bx+74h],00h F000.1716 F000.1716 F000.1760 BYTE PTR [bx+75h],00h F000.1721 F000.1740 dx,340Eh al,dx al,05h F000.172E F000.172E F000.172E F000.1735 BYTE PTR [bx+75h],01h al,06h dx,al dx al,09h F000.174D F000.1754 [bx+74h],01h	; goto LB1 and develop codes in RAM if f74=1? ; follow LB2 ; if f75=1? ; follow LB3 ; pointing at Rx buffer of \$256 ; get the ASCII byte ; check if Roll C alling by the IBM-PC? ; yes Roll C alling just IRET ; allow LB3 ; code for A cknowledgement to IBM-PC ; ACK sent to IBM-PC ; ISR done for one byte ASCII character. ; pointing at Rx ; reading code ; check if Marker for RAM Loc is coming? ; yes Marker has anived ; no Marker, just iret ; allow LB2 to process ASCII for RAM Loc

Coder	for LB2 and LB10:			
F1760 -	BA 0E 34		dx,340Eh	cointing at Rr
F1760 -	EC	: 1107		; get ASCII
F1763 -		: in	al,dx	
	3C 01	: cmp	=101h	; check if RAM Loc receive done
F1766 - F1768 -	7405	я. Я	F000:176D	; receiption done
	EA 72 17 00 F0	. janp	F000:1772	; still to receive the RAM Loc codes
F176D -	EA 00 60 00 00	: jmp	0000.60000	; LB11-to mem to process RAM Loc ASCII
F1772 -	88.00	: mo¥	[bx+si], al	; LB10-save the ASCII at RAM 00478h
F1774 -	56	: push	9 1	; saving the si pointer
F1775 -	88 47 4E	: mov	[bx+4Eh] al	placinf at T2 of Reserved RAM
F1778 -	9A 7C F400 F0	: call	SUR#8	; xinte T2(her) to T1 (cc-code)
F177D -		:ca <u>11</u>	SUR#3	; afer T1 to 8279 to display ASCII
F1782 -	SE	: pop	ગ	; get si back
F1783 -	46	: mc	si	: increment the memory pointer
F1784 -	BA 0E 34	: 100	dr 340Eh	; pointing at Tx
F1787	B0 06	: 201	1,06h	; code for ACK
F1789 -	E	: out	तंद्र, को	; done
F178A -	CF	: net		; ISR finished
a . 1				
		. . .	D000.1440	tation - DOLLE- DALL
	A 60 16 00 F0	: jmp	F000:1660	; linking to ROM from RAM
• •	as 1st ASCII to recon	struct SEG		
F1660 - 8/	A 47 78	: mov	aLBYTE PTR (ba+78	Sh];get 1 st ASCII of RAM start address
F1663 - 9/	A BO 16 00 FO	: call	SUR*	; to get Hex single digit from ASCII
F1668-B4	100	÷mo¥	ah,00h	; to put 00 fo gettinh SEG=X0 00
F166A - 8	9 47 76	: 107	(bz+76h), sz	; SECIMENT wake at (00477) (00476)
;proces	s next four ASCII co	des to recor	astruct OFFSET	of the form XXXX
F166D - 8	B 47 79	: mov	az,[bz+79h]	; getting next two ASCII codes
F1670 -94	A BO 16 00 FO	: call	SUR*	
F1675 - 8/	A D0	: 1104	वी हो	; saving the 1st Her digit
F1677 -8/		: mov	al ah	ASCII for the other her digit
	A BO 16 00 FO	: cati	#	to get next hex and form XX hex
F167E - B				
F1680 D2		•		
F1682 - 24		:		
F1682 - 24 0F F1684 - 0A 02		·		
F1686 - 88		. mov	[bz+78h]_a]	, MSByte of OFFSET at (00479) (00478)
			[or out a	, 11223 10 11 1221 11 (11 11) (11 11)
;proces	s next two ASCII cod	es for LSB	te of OFFSET	į.
F1681 - 8E		: 1107	m.[bx+7Bh]	; getting next two ASCII codes
•	B0 16 00 F0	: call	SUR*	, <u>a</u>
F1689 -8A		: 21.07	dL=)	; saving the 1st Hez digit
F168B 8/		: mov	al ah	: ASCII for the other her digit
F168D - 9A B0 16 00 F0		: call	#	; to get next her and form XX her
F1692 - B1			"	, as got has not hits form the line
F1694 - D2	-	•		
F1696 - 24		•		1
F1698 - DA		•		•
F169A -88		: Поч	(bx+79h].a)	, MSByte of OFFSET at (0047 A) (00479)
F169A - 88			[ov., sult	, MODY OF OFFORT & WORAD (WHA)
-				
F169D - B		•		
F16A4-BC		•		
F16A6 - E	2	:		
F16A7 -		: CF		
SUR* C	odan			
F16B0 - 8A		: mov	ch,al	; temporary storage of the ASCII code
F16B2 - 24		: and	a1,10h	, checking if ASCII of (31 - 39)
F16B4 - 74		:jz	F000:	, not ASCII for 0 -9, it is for A -F
F1696 - B1		. mov	c1,04h	; counter for rotation
F16B8 - 8A C5		: mov	al,ch	; get the uncompted ASCII
F16BA-D2C0		: roi	भ ्द	processing to get her digit

F16BC - 24 F0 10F0h : and ; processing to get hex digit F16BE-CB : set ; done ; hex digit is A - F F16BF -8A C5 : mov al ch ; get the uncorrupted ASCII F16C1 - 04.09 add 109h ; processing to get her digit F16C3 - B1 04 c104h : mov ; counter fpr rotatio F16C5 - D2 C0 F16C7 - 24 F0 થે તો : rol ; processing to get Hex digit : and al OFOh ; her got for A - F F16C9 - CB : ret ; done SUR # codes: F16D0 - 24 0F alOFb : nnd ; process to get hex digit F16D2 - 0A C2 : 01 य, ती ; got of the form at F16D4 - CB : met ; done

1. 1. C. S.

...

MAIN LINE PROGRAM




Fig - 8.4 : Software Flow Chart for Trainer's Firmware

.

156

. .

RESULTS AND DISCUSSION

RESULTS

Given below a short table indicating the Actual Result versus the Expected Result. The reasons for the anomalies have been discussed in the next page.

Item	Expected Result	Actual Result
01.	Driving the on-board memory devices without using bi-directional data buffers like 74LS245/244.	Working fine. At present there are 5 memory chips on the bus.
02.	EPROM based composite memory and port decoder in order to reduce the components counts and increase the organizational beauty of the board.	One 2716 EPROM is found to be just good for the purpose. Unused decoded lines are for EVEN ports.
03.	Getting all the bus signals available at edge connectors for Interfacing Experiments	They are available
04.	Getting available at edge connector the multiplexed (A3-A0)(B3-B0) display signals along with the corresponding scan signals for driving extra (16-9) seven-segment display devices.	They are available. But seems to be not working as expected.
05.	HLDA signal implementation to disable the bus devices like 74LS373s to allow DMA device	Can not be easily connected a DMA device in the system.
0 6 .	Every key should have double functions without any Shift/Control Key.	Successfully done
07.	Modularity in he design of the Monitor Program.	Not fully achieved.
08.	Typing error correction both in address and data field.	Fully achieved
09.	Generalized subroutine for printing digit at any position of the display unit.	Implemented but limited utility.
10.	The content of bx register could not be changed during single stepping.	Changeable by changing bl, bh.
11.	Memory Location can be examined and changed without exiting the single step environment.	Not implemented
12.	Port location can be examined and changed during program debugging.	Not implemented
13.	Separate Integrated Peripheral Module containing all the common I/O functions.	Developed

ŝ,

DISCUSSION

Item - 01:

The 8086's line can source about 400uA current, That means that it can drive only one TTL gate. At present, the 8086 will at best drive two CMOS gates (either two EPROMs or two RAMs at the same time for word operation) which will not overload the bus. It has been experimentally verified that the bus can be connected to the IPM of section-6 without any data buffers. However, if the question of connecting TTL RAM (74S189) occurs, then one has to condition the bus lines using suitable data buffers like 74LS245.

Item - 02:

Thanks to 2716 EPROM for having 11 address lines. It has made it possible to decode the memory chips of 32Kbyte size with full decoding. The decoder has 8 active low outputs. 5 of them have gone to 5 onboard memory/port chips. The remaining 3 are available at edge connector as decoded lines for accessing EVEN addressed byte-oriented ports. If someone wishes to access ports at ODD address, then the contents of the EPROM has to be changed to meet the requirements. This can be easily done by consulting the section-4.3.

Item - 04:

The 8279 can drive 16 seven-segment display devices. In the trainer, only 9 are used. The remaining 7 can be added by the user to monitor some of the data of interest. The data and the scan lines of the 8279 are made available at edge connectors J7 and J6. The functionality of this scheme has been verified. But, the data does not remain in the added display device when the control is transferred to the monitor program. It is good as long as the control remains in the executing program. The beginning part of the monitor program needs to be read and analyzed properly for finding out the clue of this problem.

Item - 07:

Full modularity in the design and implementation of the monitor program could not be achieved and it is mainly due to manual coding of the instructions. A survey of the flow charts at section-5.1 indicates that the program development is tree structure. This is good for understanding the program logic but creates problem to maintain the program codes. There is also difficulty to modify the program should a need arises. However, still a good amount of modularity hs been achieved by creating many subroutines.

Item - 09 :

Digit printing in the display unit will occur while examing/editing memory/register contents. There is no separate 'Digit Printing Routin' for each situation. Rather, a generalised 'Printing Subroutine' has been developed which is being called with approproate parameters.

Item - 10:

The bx register is used by the single stepping mechanism as a pointer. If the content of this register is changable in the Single Stepping environment, the Single Step rountine fails. Therefore, the content of the bx register can only be examined. However, due to an error, the content can be changed using CHG command, while the bx register is examined as bl and bh. The users need to remain aware about it.

Item - 11 and Item -12 :

It is a necessary routine that allows checking the memory content without exiting the single stepping routine. However, due to time constraint, this routine could not be developed and implemented. The key labeled as 0/PRT may be used to examine/edit port contents. The routine is yet to be developed.

Ξ.

10

CONCLUSION AND FUTURE SCOPE OF WORKS

Conclusion:

Design, development and the construction of a microprocessor trainer requires the same setup as required for any other PCB assembly line. The set up consists of :-

- 01. Trained engineers and technicians
- 02. PCB (at least double layer) manufacturing facilities
- 03. Development Tools and software

In spite of the lacking of the minimum requirements of the above support, the 8086 trainer has been realized, and it has been functioning properly.

The advent of this trainer has established a theory that 'Creative Idea' always gets transformed into reality regardless of the degree of obstacles and it is attributed to the 'Strong Desire' of the team working behind the project.

This work will motivate the researchers of the various organizations to transform their 'Hookup Wiring' circuitry into manually PTHed double layer PCBs.

There are virtually endless number of consumer products and industrial controllers that could be developed using programmable devices like Microprocessors. However, due to non-availability of the trainers, the concerned designers could not work on 'Microprocessor Based Design'. The locally developed 8086 trainer would help the engineers designing their products based on microprocessor. A microprocessor product requires less maintenance. It is low cost and highly reliable.

Microprocessor is a common subject to offer in the curriculum of electrical/electronic/computer engineering and other disciplines of applied sciences in home and abroad. In Bangladesh, the practical classes of the microprocessor courses are conducted based on a few imported 'Trainers' for which there is no Laboratory Manuals. The developed trainer, if adopted by the educational institutes of Bangladesh would allow the respective teachers to write and develop Microprocessor Laboratory manuals and make the teaching more practical and complete.

The success of this work makes an indication that all types of educational trainers at least of electrical/electronic type may be developed at home.

To make a programmer, there is a need of PC which must be available as a low cost consumer product. Likewise, to make an engineer (who will be making a machine - the computer), there is a need of low cost microprocessor trainer. The realization of this trainer has opened the door for a graduate to become an engineer by exercising his theoretical knowledge on this trainer.

Having a look at the trainer, it can be said that designing a computer does not require the so called talents. Rather, it requires 'A File' that contains the systematic methods of developing a product. People can be trained to follow the steps of the 'File'.

It is believed that the present thesis will serve as such a 'File'.

Future Scope of Work

The following areas have been indentified as potential areas where good technical work can be carried out based on this trainer.

On-board I/O Peripherals:

This is a basic trainer. It is built keeping in mind that it will be used by the students for learning purposes. The trainer does not contain any on-board I/O periphrals. Therefore, the product designers will face some difficulties in developing a controller. A new PCB may be designed incorporating the Intel's MUART chip 8256 which contains all the five common functions (Parallel I/O, serial I/O, Timing Functions, Counting Functions and Interrupt Priority management) in a 40-pin IC.

On-board 8087 Math Coprocessor:

Many applications may require the number crunching jobs where the 8086 will certainly be slow. Therefore, incorporating an 8087 chip on the board might be good idea. A new PCB could be designed to add an 8087 and operate the 8086 in Maximum Mode. (Refer to Appendix-A).

ROM-BASED Assembler:

The present trainer will require an IBM-PC and the Macro-assembler for getting the machine codes for the instructions to be entered into the trainer for execution. This can be easily eliminated if some one comes forward to write a ROM based assembler for this trainer. The author has given some hints in this regard in Appendix-B.

80286 Trainer:

8086 is an advanced processor, but it does not include the PVAM (Protected Virtual Addressing Mode) concepts. 80286 and later microprocessors support this concept. These processors always boots up in 8086 mode. Therefore, an attempt could be made to develop an 80286 trainer based on the 8086 trainer for the understanding of the PVAM concepts.

Improving the Monitor Program:

The monitor program of the trainer could be improved in many areas. Moreover, many routines are yet to be developed and fused into the EPROMs. The following areas are being pointed:-

Treating a memory Location as a Simple Register in the Single Step

At present, there is no provision for checking the content of a memory location after the execution of a memory reference instruction in the single step mode. To do it, one has to EXIT form the single step, check the memory content and then re-enter manually. This can easily be done still being in the Single Step environment if the RAM location could be treated as simple register. The authoe has given some in this regards in section-5.4.9.

Examining/Editing Port Content:

This is an useful routine which the trainer does not have. A key has been assigned for this purpose but there is no software routine to response to the key's request. Some works may be done to write and implement this routine. For hints please see section - 5.4.10

Software Documentation:

The full documentation of the monitor program has not been done. Some more works could be done in this regard because 'A software exists by its documentation'. Without systematic documention of the monitor program, future modification of the monitor program would be simply impossible.

APPENDIX - A

MAXIMUM MODE OPERATION OF 8086 MICROPROCESSOR WITH 8087 FLOATING POINT UNIT

A.1 Schematic of 8087 with 8086

The design of the 8086 CPU is not optimized to carry out fast mathematical calculations. Virtually, any kind of mathematical calculations can be carried out using 8086 instructions, but they will run very slow. Therefore, a specialized processor named as math coprocessor or Floating Point Unit of the type 8087 has been designed to carry out all types of number crunching tasks. Since, the FPU is not a general purpose processor, it has to be operated in parallel with a general purpose processor like 8086.

The 8086 CPU is housed in a 40-pin package and is usually used in its minimum mode where there is no need of connecting any other co-processor like 8087. The schematic diagram of Figure-A.1 shows actual implementation of the 8086's maximum mode having connection with an 8087 and an 8288. A clock generator chip of type 8284 has also been shown.

U2: 8087 Math Co-processor

Double arrows near the A16/S3 - A19/S6 lines indicate that the 8087 can assert address information while operating on the memory devices. It can also monitor the status signals S3-S6 being asserted by the 8086 when the bus is under 8086's control. The same reasoning holds good for the BHE/-S7 line.

Double arrows near the S0/-S2/ lines also indicate that the 8087 asserts the encoded signals while it is the master of the bus. It also monitors the 8086's status signals S0/-S2/ while 8086 is the bus master.

The 8087 gains the bus mastership from the 8086 using the RQ/-GT0/ lines. This is also a bi-directional line and the single line furnishes the 'Bus Request', 'Bus Grant' and 'Bus Release' operations between the 8086 and 8087. The RQ/-GT1/ line is strapped to +5V meaning that no other coprocessor can be cascaded in the system.

The 8087 uses the QS0 and QS1 lines to monitor the status of the Instruction Prefetch Queues of the 8086 for the purpose of copying the instruction bytes of those queues.

The 8087 has an interrupt line labeled as 'INT'. This pin goes high whenever there occurs an error inside the 8087. This line can be routed to the 8086 CPU via an optional 8259. Or, it can be directly connected to the NMI line of the CPU.


U1:8086 Microprocessor

MN-MX/ pin strapped to +5V in order to allow it for generating the signals shown against its pins. The CPU generates the encoded status signals S0/-S2/ which get decoded by the bus controller 8288. The output of the 8288 chip indicate the various timing functions required for interfacing RAMs, ROMs, Interrupt Controller and I/O devices. It also generates the ALE signal for sampling the address information from multiplexed bus system carrying composite signals like AD15-D00.

The 8086 has two bus transfer line viz., RQ/-GT0/ and RQ/-GT1/. In the present case only one has been used and the other one has been disabled by strapping at +5V.

Bus Arbiter?

Do we need a Bus Arbiter here? Why not? Or why? There are two processors 8086 and 8087. They will share the same data memory. Therefore, there may be a chance of bus conflict! If this would be the case, then the bus arbiter 8289 could be employed in the system to generate the AEN/ and CEN signals of the 8288. Under this circumstances, the IOB input line of the 8288 has to be strapped to +0V indicating the Bus System.



- A.1 : Schematic of 8087 with 8086

162

A.2 Demonstration Example

The prototype 8087 trainer is built using the 8086 trainer. The 8086, 8087 and 8288 are placed on the bread board. The circuit as per Figure-A.1 has been implemented using hook up wires. The system has come up in maximum mode and allowed execution of all 8086 instructions. To verify that the 8087 is also working, the following program codes are entered in the trainer and executed. The result is found as expected.

The following program employs both the 8086 and 8087 to add two numbers viz., 03h and 04h. If the program is executed successfully, the result 07h will be stored at memory location 0047Ch by the 8087.

05000 -	C7 47 74 03 00	: mov	WORD PTR [bx+74h],0003h	; 8086 is storing data 0003h at 004745 and 00474	;01
05 005	C7 47 76 00 00	: mov	WORD PTR [bx+76h],0000h	; 8086 is storing data 0000h at 00477 and 00476	;02
0500A ·	9B	: wait		; 8086 is waiting, next instruction for 8087	;03
0500B ·	D9 47 74	: fld	DWORD PTR [bx+74h]	;8087 getting data into its ST(0) from 00474 - 00477	;04
0500E -	9 B	: wait	•	; 8086 is waiting	;05
0500F -	DD D1	: fst	ST(1)	; 8087 is moving content of ST(0) into ST(1)	:06
05011 -	C7 47 78 04 00	: mov	WORD PTR [bx+78h],0004h	; 8086 is putting data 0004h at 00479 and 00478	;07
05016 -	C7 47 7A 00 00	: mov	WORD PTR [bx+7Ah].0000h	; 8086 is putting data 0000h at 0047B and 0047A	:08
0501B ·	9B	: wait		; 8086 is waiting, next instruction is for 8087	;09
0501C -	D9 47 78	: fid	DWORD PTR [bx+78h]	; 8087 is getting data into its ST(0) from 00478 - 0047	7B;10
0501F -	9B	: wait		; 8086 is waiting, next instruction is for 8087	;11
05020 -	D8 C1	: fadd	ST(0), ST(1)	; 8087 is doing the addition	:12
05022 -	9B	: wait		; 8086 is waiting, next instruction is for 8087	;13
05023 -	D9 5F 7C	: fstp	DWORD PTR [bx+7Ch]	; 8087 is storing data at 0047F - 0047C = 00 00 00 07	;14
05025 -	EA 00 00 00 F0	: jmp	F000:0000	; goto prompt and display message 8086 UP	:15
			-		

APPENDIX - B

the The way of the second second

8086 TRAINER WITH BUILT-IN ASSEMBLER

B.1 Introduction

ę

The 8086 trainer introduced in this thesis is a very basic one. It has only a hex keyboard and a 9-digit 7segment display unit with a friendly and powerful EPROM-based monitor program. The trainer board does not contain any port devices. The trainer will allow any user to study, analyze and experiment any of the 8086 instructions and the addressing modes. The trainer is equipped with edge connectors for conducting interfacing experiments.

Because of so many (about 24) addressing modes of the 8086 microprocessor, it is not very easy to code the assembly mnemonics into binary values by hand. Therefore, the common practice is to use the Assembler package and get the machine codes for the instructions of the program intended to be executed in the trainer. This requires the need of IBM-PC.

The aim here is to work on the upgrading of the basic trainer so that it becomes independent of IBM-PC for coding the assembly mnemonics. It means that a EPROM-based assembler is to be designed. The trainer must contain an alphabetic keyboard and an alphanumeric display unit so that instructions can be entered in plain text. The trainer should retain the original hex key pad in order to program in machine codes.

The author claims that he has conducted sufficient works and experiments in order to test the possibility of realizing such a sophisticated trainer with the available hardware. There is a good sign of getting a trainer of this kind in near future if a suitable candidate could be found to carry out the remaining jobs which is mainly developing the translation and code generation routines. The summary of the works so far conducted is given below:-


Works Conducted	Implemented Using	Result	Reference	
Alphanumeric Display	MAN2815 (15 Segment),8279	OK	C.2: U20,U13;	C.3 : D1 - D16, U13
Characters ROM	2716	OK	C.2: U14-U15;	C.3 : U14 - U15
Keyboard Interrupt	8256	OK	C.2 : U11;	C.3 : U13-4 (IRQ)
Alphabetic Keyboard	8279	OK	C.2 :	C.3 : U13, K11 - K88
Sample Line Editor	Machine Codes	OK		C.3 : Page-156

Section - B.2 depicts the board layout of the proposed assembler-based trainer. The trainer now has used the Intel's versatile MUART chip of type 8256. It is a Multifunction Universal Asynchronous Receiver/Transmitter and contains all the five common functions usually required in a microcomputer applications viz., (I) Parallel I/O, (II) Serial I/O, (III) Counting Functions, (IV) Timing Functions and (V) Interrupt Priority Management. Some additional Ics viz., MC1488 and MC1489 have been used to make the serial communication to RS232 standard in order to communicate with an IBM-PC over the COM1/COM2 port should there arises a need of recording data in the hard disk or on the color monitor.

Section - B.3 contains detailed schematic of the alphanumeric display unit and the keyboard. The drawing also contains the detailed structure of the key matrix along with their scan codes.

Section - B.4 depicts the internal diode matrix structure of the alphanumeric display unit of the type MAN2815. It is to be noted that the display unit is of multiplexed type. The display must be driven by a character ROM.

Section - B.5 is the data table of the character ROMs which are designated as U14 and U15 in the schematic diagram in Figure-B.2. The data table has been prepared by hand first and then were fused in the EPROMs of type 2716. They work all right.



- - -

Fig - B.1 : Component Layout of the Proposed Trainer

165

Sep 15

B.3 Alphanumeric Diaplay/Keyboard

U20: Multiplexed Display - Type MAN2815

This is a 15-segment display device. Please see section-B.4. To activate the 15-segments, the 8-bit user data lines of the 8279 have been expanded to 15-lines by incorporating the chips U14 and U15. U15 drives the segments a - h and U14 drives the segments i-dp. The common cathodes of the display devices are driven by the decoders U16 and U17.

U13: Keyboard/Display Controller

It is initialized to drive 16-digits left entry and a 2-key lockout keyboard.

U14,U15 : ROM Characters

Please see section-C.5 for the details of data fused in these two EPROMs. Say, we wish to display charater 'A' at D16 position. To activate the required segments, we consult the data chart of page-158 and see that U14 should output 00h and U15 should output F7h. The data chart also indicates that these two data bytes are fused at locations 00h of the U14 and U15 which are essentially EPROMs. Therefore, in order to get these two data bytes out, we need to output a data valu 00h at A3-A0 and B3-B0 lines of the 8279. That means that writing a data value 00h at Diaplay RAM location 01h of the 8279 will accomplish everything wanted.

Demonstration Routine:

;initializing the 8279 assumed to be already done at power up. ;displaying 'A' at D16 position 0500C - mov al,80h : B0 80 ; control byte to be able to write data at display 0500E - out dx.al : EE ; RAM location 00h corresponding to D16 0500F - mov dx,0000h : BA 00 00 ; pointing at data register of the 8279 05012 - mov al,01h : B0 01 ; data byte for RAM location 00h 05014 - out dx,al . EE ; data is written 05015 -; we shall see character 'A' at D16 position.

In real situation, there will be a blinking cursor probably of the type * (star). The CPU will fully remain busy in blinking the cursor. Therefore all other tasks including the keyboard entry would be served on interrupt basis. Thus the IRQ line of the 8279 has been funneled to the INTR line of the 8086 via the ExINT line of the 8256.

Full syntax rules of the commercial assembly language like Macro-assembler could not be followed in this case due to lack of sufficient symbols in the keyboard. Even there is no; (semi colon) sign in the keyboard. The cursor * (star) itself can be used as the line termination symbol of an assembly instruction. The following type of instructions can be entered using the alphanumeric features of the keyboard. For fully syntaxed system, the display unit has be converted to a single/multiline graphics/dot matrix one. Our one is a simple 16-digit display unit. However, it should be good enough to implement a workable system at least for learning purposes.

Maximum Length Instruction in Assembly : L2: mov WORD PTR cs:[bx][di+1234h],al; Implementation in the Proposed Trainer : L2\ MOV BYTE PTR CS.[BX][DI+1234H],AL*

\- backward slash will work as : (colon) for LABEL

. - full stop will work for the : (segment override prefix sign)

* - star sign will work for the end of the instruction line

Because there is only 16-digits, the entry will shift to left. It will be retained in RAM."




Fig - B.2(a) : Schematic of the Alphanumeric Display/Keyborad

167




Fig - B.2(b): Internal of MAN2815 Display Device




Fig - B.2(c) : Character ROM Data Table

APPENDIX - C

SELECTED DATA SHEETS


intel

8279/8279-5 PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

- Simultaneous Keyboard Display Operations
- Scanned Keyboard Mode
- # Scanned Sensor Mode
- Strobed Input Entry Mode
- 6-Character Keyboard FIFO
- 2-Key Lockout or N-Key Rollover with Contact Debounce
- E Duai 8- or 16-Numerical Display

- Single 16-Character Display
- Right or Left Entry 16-Byte Display RAM
- Mode Programmable from CPU
- Programmable Scan Timing
- Interrupt Output on Key Entry
- Available in EXPRESS
 —Standard Temperature Range
 —Extended Temperature Range
- The Intel® 8279 is a general purpose programmable keyboard and display I/O interface device designed for use with intel® microprocessors. The keyboard portion can provide a scanned interface to a 64-contact key matrix. The keyboard portion will also interface to an array of sensors or a strobed interface keyboard, such as the hall effect and ferrite variety. Key depressions can be 2-key lockout or N-key rollover. Keyboard entries are debounced and strobed in an 8-character FIFO. If more than 8 characters are entered, overrun status is set. Key entries set the interrupt output sine to the CPU.

The display portion provides a scanned diaplay interface for LED, incandescent, and other popular display technologies. Both numeric and alphanumeric segment displays may be used as well as simple indicators. The 8279 has 16X8 display RAM which can be organized into dual 16X4. The RAM can be loaded or interrogated by the CPU. Both right entry, calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto-increment of the display RAM address.



intel

. .

HARDWARE DESCRIPTION

The 8279 is packaged in a 40 pin DIP. The following is a functional description of each pin.

symbol	Pin No.	Name and Function
DBg-DB7	8	Bi-directional data bus: All data and commands between the CPU and the 8279 are transmitted on these lines.
CLX	1	Clock: Clock from system used to generate internal timing.
RESET		Reset: A high signal on this pin re- sets the 6279. After being reset the 6279 is placed in the following mode: 1) 16 6-bit character display —left entry. 2) Encoded scan keyboard—2 key lockout. Along with this the program clock prescaler is set to 31.
ଞ	1	Chip Belect: A low on this pin en- ables the interface functions to receive or transmit.
A0	1	Buffer Address: A high on this line indicates the signals in or out are interpreted as a command or status. A low indicates that they are data.
RD, WR	2	Input/Output Read and Write: These algasis enable the data buffers to either send dats to the external bus or receive it from the external bus.
IRQ	1	interrupt Request: In a key- board mode, the Interrupt line is high when there is data in the FIFO/Sensor RAM. The Interrupt line goes low with each FIFO/ Sensor RAM read and returns high if there is still information in the RAM, in a sensor mode, the interrupt line goes high whenever a change in a sensor is detected.
Vas. Vcc	2	Ground and power supply pins.
SLg-SL3	4	Scan Lines: Scan lines which are used to scan the key switch or sensor matrix and the display digits. These lines can be either encoded (1 of 16) or decoded (1 of 4).
RL ₀ -RL7	8	Return Line: Return line inputs which are connected to the scan tines through the keys or sensor switches. They have active internal pullups to keep them high until a switch closure pulls one low. They also serve as an 8-bit input in the Strobed input mode.

5	TIFT	1	Shift: The shift input status is stored along with the key position on key closure in the Scanned Key- board modes. It has an active in- ternal putlup to keep it high until a switch closure putls it low.
c	NTL/STB	1	Control/Strobed input Mode: For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in the Strobed input mode. (Rising Edge). It has an active in- ternal pultup to keep it high until a switch closure pulls it low.
	ut A,≓OUT A₃ Aut B ₀ -OUT B₃	4	Outputs: These two ports are the outputs for the 18 x 4 display re- fresh registers. The data from these outputs is synchronized to the scan lines ($SL_{0}-SL_{0}$) for multiplexed digit displays. The two 4 bit ports may be blanked inde- pendently. These two ports may also be considered as one 8-bit , port.
Ē		1	Blank Display: This output is used to blank the display during digit switching or by a display blanking command.

Pin No.

Name and Function

.

Table 1. Pin Descriptions

Symbol

FUNCTIONAL DESCRIPTION

Since data input and display are an integral part of many microprocessor designs, the system designer needs an interface that can control these functions without placing a large load on the CPU. The 8279 provides this function for 8-bit microprocessors.

The 8279 has two sections: keyboard and display. The keyboard section can Interface to regular typewriter style keyboards or random toggle or thumb switches. The display section drives alphanumeric displays or a bank of indicator lights. Thus the CPU is relieved from scanning the keyboard or refreshing the display.

The 8279 is designed to directly connect to the microprocessor bus. The CPU can program all operating modes for the 8279. These modes include:

6-403

۰.

ATH-007426

B279/8279-5

Input Modes

- Scanned Keyboard with encoded (8 x 8 key keyboard) or decoded (4 x 8 key keyboard) scan lines. A key depression generates a 6-bit encoding of key position. Position and shift and control status are stored in the FIFO. Keys are automatically debounced with 2-key lockout or N-key rollover.
- Scanned Sensor Matrix with encoded (8 x 8 matrix switches) or decoded (4 x 8 matrix switches) acan lines. Key status (open or closed) stored in RAM addressable by CPU.
- Strobed Input Oata on return lines during control time strobe is transferred to FIFO.

Output Modes

 8 or 16 character multiplexed displays that can be organized as dual 4-bit or single 8-bit (8₀ = D₀, A₃ = D₇).

Right entry or left entry display formats.

- Other features of the 6279 include:
- Mode progremming from the CPU.
- Clock Prescaler
- Interrupt output to signal CPU when there is keyboard or sensor date available.
- An 8 byte FIFO to store keyboard information.
- 16 byte internal Display RAM for display refresh. This RAM can also be read by the CPU.

PRINCIPLES OF OPERATION

The following is a description of the major elements of the 8279 Programmable Keyboard/Display Interface device, Refer to the block diagram in Figure 3.


1

VO Control and Data Buffers

The LO control section uses the CS, Ao, \overline{HD} and \overline{WR} lines to control data flow to and from the various Internal registers and buffers. All data flow to and from the 82P9 is enabled by CS. The character of the information, given or desired by the CPU, is identified by Ao. A logic one means the information is a command or status. A logic zero means the information is data. \overline{RD} and \overline{WR} determine the direction of data flow through the Oats Buffers. The Oats Buffers are bi-directional buffers that connect the internal bus to the external bus. When the chip is not selected (CS = 1), the devices are in a high impedance state. The drivers input during $\overline{WR} \circ \overline{CS}$ and output during $\overline{RD} \circ \overline{CS}$.

Control and Timing Registers and Timing Control

These registers store the keyboard and display modes and other operating conditions programmed by the CPU. The modes are programmed by presenting the proper command on the data lines with A₀ = t and then sending a WR. The command is latched on the rising edge of WR.



172

The command is then decoded and the appropriate function is set. The timing control contains the basic timing counter chain. The first counter is $a \pm N$ presceler that can be programmed to yield an internal frequency of 100 kHz which gives a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The other counters divide down the basic internal frequency to provide the proper key scan, row scan, keyboard matrix scan, and display scan times.

Scan Counter

The scan counter has two modes. In the encoded mode, the counter provides a binary count that must be externally decoded to provide the scan tines for the asyboard and display. In the decoded mode, the scan counter decodes the least significant 2 bits and provides a decoded 1 of 4 scan. Note than when the keyboard is in decoded scan, so is the display. This means that only the first 4 characters in the Display RAM are displayed.

In the encoded mode, the scan fines are active high outputs. In the decoded mode, the scan lines are active low outputs.

Return Buffers and Keyboard Debounce and Control

The 8 return lines are buffered and latched by the Return Butters. In the keyboard mode, these lines are scanned, looking for key closures in that row. If the debounce circuit detects a closed switch, it waits about 10 msec to check if the switch remains closed. If it does, the address of the switch in the matrix plus the status of SHIFT and CONTROL are transferred to the FIFO. In the scanned Sensor Matrix modes, the contents of the return lines is directly transferred to the corresponding row of the Sensor RAM (FIFO) each key scan time. In Strobed Input mode, the contents of the return lines are transferred to the FIFO on the rising edge of the CNTL/STB line pulso.

FIFO/Sensor RAM and Status

This block is a dual function 8 x 8 RAM. In Keyboard or Strobed Input modes, it is a FIFO. Each new entry is written into successive RAM positions and each is then read in order of entry. FIFO status keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or writes will be recognized as an error. The status can be read by an RD with CS low and Ao high. The atatus logic also provides an IRO signal when the FIFO is not empty. In Scanned Sensor Matrix mode, the memory is a Sensor RAM. Each row of tha Sensor RAM is loaded with the status of the corresponding row of sensor in the sensor is detected.

Display Address Registers and Display RAM


The Display Address Registers hold the address of the word currently being written or read by the CPU and the two 4-bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The Display 4AM can be directly read by the CPU after the Critect mode and a directly read by the CPU after the and 8 nibbles are submatically updated by the 8279 to match data entry by the CPU. The A and 8 nibbles can be entered independently or as one word, according to the word that is set by the CPU. Data entry to the display can be set to either left or right entry. See Interface Considerations for details.

SOFTWARE OPERATION

8279 commands

The following commands program the 8279 operating modes. The commands are sent on the Data Bus with \overline{CS} low and Ao high and are loaded to the 8279 on the rising edge of WR.

Keyboard/Display Mode Set



Where DD is the Display Moda and KKK is the Keyboard Mode.

DD


O

- 0 0 8 8-bit character display --- Left entry
 - 1 16 8-bit character display Left entry*
- 1 0 88-bit character display Right entry
- 1 1 16 8-bit character display Right entry

For description of right and left entry, see Interface Considerations. Note that when decoded scan is set in keyboard mode, the display is reduced to 4 characters independent of display mode set.


- 0 0 0 Encoded Scan Keyboard 2 Key Lockout*
- 0 0 1 Decoded Scan Keyboard -- 2-Key Lockout
- 0 1 0 Encoded Scan Keyboard N-Key Rollover
- 1 1 Decoded Scan Keyboard N-Key Rollover
- O O Encoded Scan Sensor Matrix
- 1 0.1 Decoded Scen Sensor Matrix
- 1 1 0 Strobed Input, Encoded Display Scan
- 1 1 1 Strobed Input, Decoded Display Scan

Program Clock



All timing and multiplexing signals for the 8279 are generated by an internal prescaler. This prescaler divides the external clock (pin 3) by a programmable integer. Bits PPPP determine the value of this integer which ranges from 2 to 31. Choosing a divisor that yields 100 kHz will give the specified scan and debounce times. For instance, if Pin 3 of the 8279 is being clocked by a 2 MHz signal. PPPP should be set to 10100 to divide the clock by 20 to yield the proper 100 kHz operating frequency.

Read FIFO/Sensor RAM



X = Don't Care

The CPU sets up the 8279 for a read of the FIFO/Sensor RAM by first writing this command. In the Scan Key-

A

*Default alter reset

6-405

AFN-00742B

.

intel

8279/8279-5

board Mode, the Auto-Increment flag (AI) and the RAM address bits (AAA) are irrelevant. The B279 will automatically drive the data bus for each subsequent read ($A_0 = 0$) in the same sequence in which the data first entered the FIFO. All subsequent reads will be from the FIFO until another command is issued.


In the Sensor Matrix Mode, the RAM address bits AAA select one of the 8 rows of the Sensor RAM. If the AI flag is set (AI = 1), each successive read will be from the subsequent row of the sensor RAM.

Read Display RAM

Code:	0	1	1	AI	A	A	Α	A	
-------	---	---	---	----	---	---	---	---	--


The CPU sets up the 8279 for a read of the Display RAM by first writing this command. The address bits AAAA select one of the 16 rows of the Display RAM. If the AI flag is set (Ai = 1), this row address will be incremented after each following read or write to the Display RAM. Since the same counter is used for both reading and writing, this command sets the next read or write address and the sense of the Auto-Increment mode for both operations.

Write Display RAM




The CPU sets up the 8279 for a write to the Display RAM by first writing this command. After writing the command with $A_0 = 1$, all subsequent writes with $A_c = 0$ will be to the Display RAM. The addressing and Autoincrement functions are identical to those for the Read Display RAM. However, this command does not affect the source of subsequent Data Reads; the CPU will read from whichever RAM (Display or FIFO/Sensor) which was last specified. If, indeed, the Display RAM was last specified, the Write Display RAM will, nevertheless, change the next Read location.

Display Write Inhibit/Blanking



The tW Bits can be used to mask nibble A and nibble B in applications requiring separate 4-bit display ports. By setting the IW flag (IW = 1) for one of the ports, the port becomes marked so that entries to the Display RAM from the CPU do not affect that port. Thus, if each nibble is input to a BCD decoder, the CPU may write a digit to the Display RAM without affecting the other digit being displayed, it is important to note that bit B₀ corresponds to bit D₀.

If the user wishes to blank the display, the BL flags are available for each nibble. The last Clear command issued determines the code to be used as a "blank." This code defaults to all zeros after a reset. Note that both BL flags must be set to blank a display formatted with a single 8-bit port. Ciear



The C_D bits are available in this command to clear all rows of the Display RAM to a selectable blanking code as follows:


C_D C_O C_D 0 X All Zeros (X = Don't Care) 1 0 AB = Hax 20 (0010 0000) 1 1 All Ones

Enable clear display when = 1 (or by $C_A = 1$) During the time the Display RAM is being cleared (~160 µs), it may not be written to. The most significant bit of the FIFO status word is set during this time. When the Display RAM becomes available again, it automatically resets.

If the C_F bit is asserted (C_F = 1), the FIFO status is cleared and the interrupt output line is reset. Also, the Sensor RAM pointer is set to row 0.

 C_A , the Clear All bit, has the combined effect of C_D and C_F ; it uses the C_D clearing code on the Display RAM and also clears FIFO status. Furthermore, it resynchronizes the internal timing chain.

End Interrupt/Error Mode Set



For the sensor matrix modes this command lowers the IRO line and enables further writing into RAM. (The IRO line would have been raised upon the detection of a change in a sensor value. This would have also Inhibited further writing into the RAM until reset).

For the N-key rollover mode — if the E bit is programmed to "1" the chip will operate in the special Error mode. (For further details, see Interface Considerations Section.)

Status Word

The status word contains the FIFO status, error, and display unavailable signals. This word is read by the CPU when Ag is high and CS and RD are low. See interface Considerations for more detail on status word.

Data Read

Data is read when Ao, CS and RD are ell low. The source of the data is specified by the Read FIFO or Read Display commands. The trailing edge of RD will cause the address of the RAM being read to be incremented if the Auto-Increment Hag is set. FIFO reads always increment (if no error occurs) independent of AI.

Data Write


Data that is written with Ao, CS and WR low is always written to the Oisplay RAM. The address is specified by the latest Read Display or Write Diselay command. Auto-Incrementing on the rising edge of WR occurs if AI set by the latest display command.

6-406

AFN-02-42


5 812518933 8279/8279-5





Right Entry

Right entry is the method used by most electronic calculators. The first entry is placed in the right most oisplay character. The next entry is also placed in the right most character after the display is shifted left one character. The left most character is shifted off the end and is lost.





Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry start ing at Display RAM address 0 with sequentiat entry is recommended.


Auto Increment

S. . . .


 the Left Entry mode. Auto incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location with non-Auto incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Auto Increment mode has no undesirable side effects and the result is predictable;







Starting at an arbitrary location operates as shown below:



175

intel

Entry appears to be from the initial entry point.

1/18 Character Display Formate


If the display mode is set to an 8 character display, the on duty-cycle is double what it would be for a 16 character display (e.g., 5.1 ms scan time for 8 characters vs. 10.3 ms for 16 characters with 100 kHz internal frequency).

G. FIFO Status

FIFO status is used in the Keyboard and Strobed Input modes to indicate the number of characters in the FIFO and to indicate whether an error has occurred. There are two types of errors possible: overrun and underrun. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO.

The FIFO status word also has a bit to indicate that the Display RAM was unavailable because a Clear Display or Clear All command had not completed its clearing operation. In a Sensor Matrix mode, a bit is set in the FIFO status word to indicate that at least one sensor closure indication is contained in the Sensor RAM.

In Special Error Mode the S/E bit is showing the error flag and serves as an indication to whether a simultaneous multiple closure error has occurred.






Figure 4. System Block Diagram

6-409

AFH-007428

int

8279/8279-5

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature
Storage Temperature
Voltage on any Pin with
Respect to Ground
Power Dissipation 1 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those Indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS [TA = O'C to 70'C, VSS = OV. (NOTE 3)]*

Symbol	Parameter .	Min.	Max.	Unit	Test Conditions
VILI	Input Low Voltage for Return Lines	-0.5	1,4	v	<i>p</i>
VILZ	Input Low Voltage for All Others	-0.5	0.8	V	
VIHT	Input High Voltage for Return Lines	2.2		v	·
ViH2	Input High Voltage for All Others	2.0		V	
VOL	Output Low Voltage		0.45	v	Note 1
V _{DH1}	Output High Voltage on Interrupt Line	3.5		v	Note 2
V _{OH2}	Other Outputs	2.4			-400 µA 8279-1 Іон = -100 µA 8279
h _{L1}	Input Current on Shift, Control and Aeturn Lines		+10 -100	дца Дца	$V_{IN} = V_{CC}$ $V_{IN} = 0V$
1 _{1L2}	Input Leakage Current on All Others		±10	μΑ	VIN = V _{CC} to OV
IOFL	Output Float Leakage		±10	μA	VOUT = VCC to 0.45V
lcc	Power Supply Current		120	mА	

CAPACITANCE

Symbol	Parameter .	Тур.	Max.	Unti	Test Conditions
CIN	Input Capacitance	5	10	pF	f _C = 1 MHz Unmeasured
COUT	Output Capacitance	10	20	рF	pins returned to VSS

A.C. CHARACTERISTICS $[T_A = OC \text{ to } 7O^{\circ}C, V_{SS} = 0V, (Note 3)]^{\circ}$ Bus Parameters

READ CYCLE

		82	79	827		
Symbol	Paramater	Min.	Max.	Min.	Max.	Unit
LAR.	Address Stable Before FEAD	50		0		ri s
1 _{RA}	Address Hold Time for READ	5		0	1	ns
tee	READ Pulse Width	420		250		ns
tep (4)	Data Delay from READ		300		150	
TAD ^[4]	Address to Data Valid	-	450		250	s
tor	READ to Data Floating	10	100	10	100	ns
TRCY	Read Cycle Time	1		1		μs

6-410

AFH-00742

8279/8279-5

•

A.C. CHARACTERISTICS (Continued)

ECYCLE		62	79	8279-5		· .
Symbol	Parameter	Min.	Max.	Min.	Max,	Unit
taw	Address Stable Before WRITE	50		0		ns
twa	Address Hold Time for WRITE	20		0		10
tww	WRITE Pulse Width	400	[250	Ì	ns
tow	Data Set Up Time for WRITE	300		150		ns
two	Data Hold Time for WRITE	40		0		ns
twcy	Write Cycle Time	1		1		μS

OTHER TIMINGS

			8279		8279-5	
Symbol	Paramoter	Min.	Max.	Min.	Max	Unit
tow	Clock Pulse Width	230		120		nsec
tcr	Clock Period	500		320		nsec

•


Keyboard Scan Time	5.1 msec
Keyboard Debounce Time	
Keyboard Debounce Time	80 usec
Key Scan Time	10.2 meac
Display Scan Time	10.3 msec

NOTES:


NOTES: 1. 8279, $b_{L} = 1.6mA$; 8279-5, $b_{L} = 2.2mA$. 2. $b_{H} = -100 \,\mu A$ 3. 8279, $V_{CC} = +5V \pm 5\%$; 8279-5, $V_{CC} = +5V \pm 10\%$. 4. 8279, $C_{L} = 100pF$; 8279-5, $C_{L} = 150pF$. 5. The Prescater should be programmed to provide a 10 μ s internal clock cycle. 5. The Prescater should be programmed to provide a 10 μ s internal clock cycle.

* For Extended Temperature EXPRESS, use M8279A electrical parameters.

A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



6-411


AFN-007478

• 1

. . .

÷.,





6-413


AFH-007428


0


intel

8279/8279-5

WAVEFORMS









6-412

AFH-0074






6-378

a descent sur

8256AH MULTIFUNCTION UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (MUART)

- Programmable Serial Asynchronous Communications interface for 5-, 6-, 7-, or 6-Bit Characters, 1, 1½, or 2 Stop Bits, and Parity Generation
- On-Board Baud Rate Generator Programmable for 13 Common Baud Rates up to 19.2K Bita/second, or an External Baud Clock Maximum of 1M Bil/second
- Five 8-Bit Programmable Timer/ Counters; Four Can Be Cascaded to Two 18-Bit Timer/Counters
- Two 8-Bit Programmable Persilei I/O Ports; Port 1 Can Be Programmed for Port 2 Handshake Controls and Event Counter Inputs
- Eight-Level Priority Interrupt Controller Programmable for 8085 or IAPX 86, IAPX 88 Systems and for Fully Nested Interrupt Capability
- Programmable System Clock to 1 x, 2 x, 3 x, or 5 x 1.024 MHz

The Intel[®] 8256AH Multifunction Universal Asynchronous Receiver-Transmitter (MUART) combines five commonly used functions into a single 40-pin device, it is designed to interface to the 8086/88, IAPX 188/188, and 8051 to perform serial communications, parallel I/O, timing, event counting, and priority interrupt functions. All of these functions are fully programmable through nine internal registers. In addition, the five timer/counters and two parallel I/O ports can be accessed directly by the microprocessor.



ŧ.,

أطint

8256AH ADVANCE INFORMATION

Table 1, Pin Description Name and Function Type Symbol Pin ADDRESS/DATA: Three-state address/data lines which interface to the lower VO AD0-AD4 1-5 8 bits of the microprocessor's multiplexed address/data bus. The 5-bit D85-D97 6-6 address is latched on the falling edge of ALE. In the 8-bit mode, AD0-AD3 are used to select the proper register, while AD1-AD4 are used in the 18-bit mode. AD4 in the 8-bit mode is ignored as an address, while AD0 in the 16-bit mode is used as a second chip select, active low. ADDRESS LATCH ENABLE: Latches the 5 address lines on ADO-AD4 and CS on the ALE . Т failing edge. READ CONTROL: When this signal is low, the selected register is gated RO 10 I onto the data bus. WRITE CONTROL: When this signal is low, the value on the data bus is WE 11 T written into the selected register. RESET: An active high pulse on this pin forces the chip into its initial state. RESET 12 1 The chip remains in this state until control information is written. CHIP SELECT: A low on this signal enables the MUART, it is latched with CS. 13 1 the address on the failing edge of ALE, and RD and WR have no effect unless CS was latched low during the ALE cycle. INTERRUPT ACKNOWLEDGE: If the MUART has been enabled to respond INTA 14 . to interrupts, this signal informs the MUART that its interrupt request is being acknowledged by the microprocessor. During this acknowledgement the MUART puts an ASTn instruction on the data bus for the 8-bit mode or a vector for the 16-bit mode. INTERRUPT REQUEST: A high signals the microprocessor that the MUART 15 ò INT needs service. EXTERNAL INTERRUPT: An external device can request interrupt service EXTINT 18 1 through this input. The input is level sensitive (high), therefore it must be held high until an INTA occurs or the interrupt address register is read. SYSTEM CLOCK: The reference clock for the baud rate generator and the timers. CUX 17 . RECEIVE CLOCK: If the beud rate bits in the Command Register 2 are all 0. 18 VO. SrC. this pin is an input which clocks serial data into the RxD pin on the rising edge of RxC, If baud rate bits in Command Register 2 are programmed from 1-OFH, this pin outputs a square wave whose rising edge indicates when the data on RxD is being sampled. This output remains high during start, stop, and parity bits. **RECEIVE DATA: Serial data input.** 19 RsD GROUND: Power supply and logic ground reference. GND 20 PS.

intel

ADVANCE INFORMATION

Table 1, Pin Description (continued)

8256AH

Symbol	Pin	Туре	Name and Function
CTS	21		CLEAR TO SEND: This input enables the serial transmitter. If 1, 1.5, or 2 stop bits are selected CTS is level sensitive. As long as CTS is low, any character loaded into the transmitter buffer register will be transmitter serially. A single negative going pulse causes the transmission of a single character previously loaded into the transmitter buffer register will be transmitter serially. A single negative going pulse causes the transmission of a single character previously loaded into the transmitter buffer register. If a baud rate from 1-OFH is selected, CTS must be low for at least 17.2 of a bit, or it will be ignored. If the transmitter buffer is empty, this pulse will be ignored. If this pulse occurs during the transmission of a character up to the time where % the first or only stop bit is sent out, it will be ignored. If it occurs atterwards, but belore the end of the stop bits, the next character will be transmitted immediately following the current one. If CTS is suit high when the transmitted integlater is sending the last stop bit, the transmitter will enter the table state is chosen, the CTS input is edge sensitive. A negative edge on CTS results in the immediate transmission of the next character. The length of the stop bits is determined by the time interval batween the beginning of the first stop bit as the next negative edge on CTS. A high-to-low transmiten buffer is stop bit as of a low-to-high transition has no effect on the transmitter for the 0.75 stop bit and or a low-to-high transition has no effect on the transmitter for the 0.75 stop bit mode.
ТяС	22	vo	TRANSMIT CLOCK: If the baud rate bits in command register 2 are all set to 0, this input clocks data out of the transmitter on the tailing edge. If baod rate bits are programmed for 1 or 2, this input permits the user to provide a 32 or 64 ac clock which is used for the receiver and transmitter. If the baud rate bits are programmed to 3-0FH, the internal transmitter clock is output. As an output it delivers the transmitter clock at the selected bit rate. If two or 0.75 stop bits are selected, the transmitter divider will be asynchronously reset at the beginning of each start bit, immodiately causing a high-to-low transition on TaC. TaC makes a high-to-low transmitter of each bit.
TxD	23	10	TRANSMIT DATA: Serial data output.
P27-P20	24-31	vo	of this port can be either an input or an output. The outputs are latched whereas the input signals are not. Also, this port can be used as an 8-bit input or output port when using the two-wire handshake. In the handshake mode both inputs and outputs are latched.
P17-P10	32-31	9 1/0	PARALLEL I/O PORT 1: Each pin can be programmed as an input or an output to perform general purpose I/O. All outputs are latched whereas inputs are not. Alternatively these pins can serve as control pins which extend the functional spectrum of the chip.
Vcc	40	P	S POWER: +5V power supply
	L		

FUNCTIONAL DESCRIPTION

The 8256AH Multi-Function Universal Asynchronous Receiver-Transmitter (MUART) combines five commonly used functions into a single 40-pin device. The MUART performs asynchronous serial communications, parallel I/O, timing, event counting, and interrupt control. For detailed application information, see intel AP Note #153, Designing with the 8255.

Serial Communications

The serial communications portion of the MUART contains a full-duplex asynchronous receivertransmitter (UART). A programmable baud rate generator is included on the MUART to permit a variety of operating speeds without external components. The UART can be programmed by the CPU for a variety of character sizes, parity generation and detection, error detection, and start/stop bit handling. The receiver checks the sizer and stop bits in the center of the bit, and a break hafts the reception of data. The transmitter can send breaks and can be controlled by an external enable pin.

Parallel I/O

8

The MUART includes 16 bits of general purpose parallel I/O. Eight bits (Pon 1) can be individually changed from input to output or used for special I/O functions. The other eight bits (Por 2) can be used as nibbles (4 bits) or as bytes. These eight bits also include a handshaking capability using two pins on Port 1.

Counter/Timers

There are five 8-bit counter/timers on the MUART. The timers can be programmed to use either a 1 kHz or 15 kHz clock generated from the system clock. Four of the 8-bit counter/timers can be cascaded to two 18-bit counter/timers, and one of the 8-bit counter/timers can be reset to its initial value by an external signal.

Interrupts

An eight-level priority interrupt controller can be conligured for July nested or normal interrupt priority. Seven of the eight interrupts service functions on the MUART (counterfilmers, UART), and one external interrupt is provided which can be used for a particular function or for challing interrupt controllers or more MUARTs. The MUART will support SOBs and SOB6989 systems with direct Interrupt controllers, or the MUART can be polled to determine the cause of the interrupt. II additional interrupt control capability is needed, the MUART's interrupt control capability is needed.

another MUART, into an Intel 8259A Programmable Interrupt Controller, or into the interrupt controller of the IAPX 186/188 High-Integration Microprocessor.

INITIALIZATION

In general the MUART's functions are independent of each other and only the regimers and bits associated with a particular function need to be inlitialized, not the entite chip. The command sequence is arbitrary since every register is directly addressable; however, Command Byte 1 must be loaded first. To put the device into a fully operational condition, it is necessary to write the following commands:

Command byte 1
Command byle 2
Command byte 3
Mode byte
Port 1 control
Set Interrupts

The modification register may be haaded if equirad for special applications; normally this operation is not necessary. The MUART should be reset before inlitialization. (Either a hardware or a software reset with do.)

INTERFACING

6-382

This section describes the herdware interface between the 8256 MUART and the 80186 microprocessor. Figure 3 displays the block diagram for this interface. The MUART can be interfaced to many other microprocessors using these basic principles.

In all cases the 8258 will be connected directly to the CPU's multiplexed address/data bus. If latches or data bus buffers are used in a system, the MUART should be on the microprocessor ade of the address/data bus. The MUART latches the address internally on the falling edge of ALE. The address consists of Chip Select (CS) and four address lines. For 8-bit microprocessors, ADO-AD3 are the address lines. For 16-bit microprocessors, AD1-AD4 are the address lines; AD0 is used as a second chip select which is active low. Since chip select is internally latched along with the address, it does not have to remain active during the entire instruction cycle. As long as the chip select setup and hold limes are met, it can be derived from multiplexed address/data lines or multiplexed address/status lines. When the 8256 is in the 16-bit mode, A0 serves as a second chip select. As a result the MUART's internal registers will all have even addresses since A0 must be zero to select the device. Normally the MUART will be placed on the lower data. byte, If the MUART is placed on the upper data byte.

230759-001



Second Carlo Street




Figure 3, 80186/8256 Interface

6-383

the internal registers will be 512 address locations epart and the chip would occupy an 8 K word address space.

DESCRIPTION OF THE REGISTERS

The tollowing section will provide a description of the registers and define the bits within the registers where appropriate. Table 2 lists the registers and their addresses.

Command Register 1

Ň

ί¢.

 $\frac{1}{2}$

L1 L0 S1 S0 BAKI BITI 8085 FRO

FRQ - Timer Frequency Select

.....

This bit selects between two frequencies for the five timers. If FRQ = 0, the timer input frequency is 16 kHz (62.548). If FRQ = 1, the timer input frequency is 1 kHz (1 ms). The selected clock frequency is shared by all the counter/timers enabled for timing; thus, all timers must run with the same time base.

8086 - 8086 Mode Enable

This bit selects between 6085 mode and 6085/6088 mode. In 8085 mode (8085 – 0). A0 to A3 are used to address the merral registers, and an RS1 nighturtion is generated in response to the first INTA. In 8086 mode (8086 – 1). At to A4 are used to address the internal registers, and A0 is used as an extra chip select (A0 must equal zero to be enabled). The response to INTA its for 6086 interrupts where the first INTA is ignored, and an interrupt vector (40M to 47M is placed on the bus in response to the second INTA.

BITI - Interrupt on Bit Change

This bit selects between one of two interrupt sources on Priority Level 1, either Counter/Firmer 2 or Port 1 P17 interrupt. When this bit equatis 0, Counter/Firmer 2 will be mapped into Priority Level 1. If BIT equals 0 and Level 1 interrupt is enabled, a transition from 1 to 0 in Counter/Firmer 2 will generate an interrupt request on Level 1, when BIT equals 1, Port 1 P17 external edge triggered interrupt source is mapped into Priority Level 1, in this case If Level 1 is enabled; a low-to-high transition on P17 generates an interrupt request on Level 1.

8256AH AID'4AI KOR THEORINATTION	21 -	input to plr transmitter for transm		BU, B1, B2, B3 — Baud Hate Select it These four bits select the bit clock's source, ampl- d internal baud rate		B3 B2 B1 B0	0 0 0 0 1 xC AxC 1	0 1 0 TxC/32	0 1 0 0 9600 64	0 1 0 1 4800 64 0 1 1 0 2400 64	0 1 1 1 1200		1 0 200	0 1 1 150		1 1 0 75		The following table gives an overview of the function of pins TxC and AxC:	Bita 3 to 0 (Hex.) TxC RxC	0 Input: 1 x baud Input: 1 rate clock for the rate clo	1, 2 Input: 32 x or 64 x baud rate for trans-	mitter and receiver	2H 400
inteľ ³²	BRKI — Break-In Detect Enable It his bit equals 0, Port 1 P16 is a general purpose IC port. When BRKI equals 1, the Break-in Detect	feature is enabled on Port 1 P16. A Break-in condi- tion is present on the transmission line when it is proced to the start bit voltage level by the receiving review port of 18 must be connected extensity to	transmission fire in order to detect a Breek-In. A Break-In is polled by the MUART during the transmission of the last or only stop bit of a character.	A Break-In Detect is OR-ed with Break Detect in Bit 3 of the Status Register. The distinction can be made through the interrunt controller. If the transmitt and	receive interrupts are enabled, a Break-In will generate an interrupt on Level 5, the transmit inter-	rupt, while Break will generale an interrupt on Level 4, the receive interrupt.	So, S1 - Stop Bit Langth	5	0 1 1:5		The relationship of the number of stop bits and the	tunction of input CTS is dispussed in the Pin Descrip- tion section under "CTS"		LU, LI - Unwacter Length	30		9 4	Command Berister 2		(18) (18) (18) (18) (18)	Programming bits 0 3 with values from 3H to FH	mon clock source in the transmittler and receiver and determines its divider ratio.	Providing the office of the office of the office of the of the
							,,	-	-	(1))	-								_				
ALDWASHICK TONFOURSHALATINDE	Table 2. MUART Registers Kode: AD3 AD2 AD1 AD0 Mode: AD4 AD3 AD2 AD1		1 PEN EP C1 C0 03 82 81 50 Commend 2	0 SET ARE INE END SBANTBAN AST Command 1	1 135 124 15C C13 C13 P2C3 P2C1 P2C0		Port 1 Control		set interrubia	Read Interrupte	0/ 04 05 04 03 02 01 00		Port 10 10 10 10 10 10 00 00 00 00		-		Thmar 1	02 03 04 05 04 01 02 01 00	11mer 2	5	1 0/ 06 03 04 03 02 01 00 Timer 4	0 27 26 03 24 23 02 01 20	There is a second se

л

184

ŝ,

ADVANCENTIPORMATION ADVANCENTIPORMATION ADVANCENTIPORMATION ADVANCENTIPORMATION ADVANCENTIPORMATION

As an output, RxC outputs a low-to-high transition at sampling time of every data bit of a character. Thus, data can be loaded, e.g., into a shift register externally. The transition occurs only if data bits of a character are present. It does not occur for start, parity, and stop bits (RxC = high).

As an output, TxC outputs the internal baud rate clock of the transmitter. There will be a high-to-low transition at every beginning of a bit.

C0, C1 — System Clock Prescaler (Bits 4, 5)

Bits 4 and 5 define the system clock prescaler divider ratio. The Internal operating frequency of 1.024 MHz is derived from the system clock.

<u>C1</u>	CO	Divider Ratio	Clock at Pin CLK
0	0	5	5.12 MHz
0	1	3	3.072 MHz
1	0	2	2.048 MHz
1	1	<u> </u>	1.024 MHz

185

EP - Even Parity (Bit 6)

EP = 0: Odd parity

EP = 1: Even perity


PEN - Parity Enable (Bit 7)

Bit 7 enables parity generation and checking.

PEN = 0: No parity bit PEN = 1: Enable parity bit

The parity bit according to Command Register 2 bit 6 (see above) is inserted between the last data bit of a character and the first or only stop bit. The parity bit is checked during reception. A faise parity bit generates an error indication in the Status Register and an Interrupt Reguest on Level 4.

Command Register 3



Command Register 3 is different from the first two registers because it has a bit set/reset capability. Writing a byte with Bit 7 high sets any bits which were also high. Writing a byte with Bit 7 low resets any bits which were high. If any bit 0-6 is low, no change oc-

6-386

curs to that bit. When Command Register 3 is read, bits 0, 3, and 7 will always be zero.

RST - Reset

If RST is set, the following events occur:

1. All bits in the Status Register except bits 4 and 5 are cleared, and bits 4 and 5 are set.

- The interrupt Enable, Interrupt Request, and interrupt Service Registers are cleared. Pending requests and indications for interrupts in service will be cancelled. Interrupt signal INT will go low.
- The receiver and transmitter are reset. The transmitter goes idle (TxD is high), and the receiver enters start bit search mode.
- If Port 2 is programmed for handshake mode, IBF and OBF are reset high,

RST does not aller ports, data registers or command registers, but it halts any operation in progress. RST is automatically cleared.

RST = 0 has not effect. The reset operation triggered by Command Register 3 is a subset of the hardware reset.

TBRK - Transmit Break

The transmission data output TxD will be set low as soon as the transmission of the previous character has been linished, it stays low unit TBRK is cleared. The state of CTS is of no significance for this operation. As long as break is active, data transfer from the Transmitter Buffer to the Transmitter Register will be inhibited, As soon as TBRK is reset, the break condition will be deactiveted and the transmitter will be re-enabled.

SBRK - Single Character Break

This causes the transmitter data to be set low for one cheracter including stert bit, data bits, parity bit, and stop bits. SBRK is automatically cleared when time for the last data bit has passed. It will start after the character in progress completes, and will delay the next data transfer from the Transmitter Buffer to the Transmitter Register until TAD returns to an idle (marking) state. If both TBRK and SBRK are set, break will be set as long as TBRK is set, but SBRK will be cleared after one character time of break. If SBRK is set again, it remains set for another character. The user can send a definite number of break characters in this manner by clearing TBRK after setting SBRK for the last character time.

END — End of Interrupt

If fully nested interrupt mode is selected, this bit reset the currently served interrupt level in the interrupt Service Register. This commend must occur at the end of each interrupt service routine during fully nested interrupt mode. END is automatically cleared when the Interrupt Service Register (internal) is cleared. END is ignored if nested interrupts are not enabled.

NIE - Nested Interrupt Enable

When NIE equals 1, the interrupt controller will operate in the nested interrupt mode. When NIE equals 0, the interrupt controller will operate in the normal interrupt mode. Refer to the "Interrupt controller" section of AP-153 under "Normal Mode" and "Nested Mode" for a detailed description of these operations.

IAE - Interrupt Acknowledge Enable

This bit enables an automatic response to INTA. The particular response is determined by the 8086 bit in Command Register 1.

RxE - Receive Enable

This bit enables the serial receiver and its associated status bits in the status register. If this bit is reset, the serial receiver will be disabled and the receive status bits will not be updated.

Note that the detection of break characters remeins enabled while the receiver is disabled; i.e., Status Register Bit 3 (BD) will be set while the receiver is disabled whenever a break character has been recognized at the receive data input RxD.

SET - Bit Set/Reset

If this bit is high during a write to Command Register 3, then any bit marked by a high will set. If this bit is low, then any bit marked by a high will be cleared.

Mode Register

T35	T24	T5C	CT3	CT2	P2C2	P2C1	P2C0
		A)				w)	

If test mode is selected, the output from the internat baud rate generator is placed on bit 4 of Port 1 (pm 35).

To achieve this, it is necessary to program bit 4 of Port 1 as an output (Port 1 Control Register Bit P14 \approx 1), and to program Command Register 2 bits B3 - B0 with a value > 3H.

P2C2, P2C1, P2C0 — Port 2 Control

P2C2	P2C1	P2C0	Mode	Dire: Upper	tion Lower
0	0	_0	Nibble	Input	Input
0	0	1	Nibble	Input	Output
0	1	0	Nibble	Output	Input
0	1	1	Nibble	Output	Output
1	0	0	Byte Handshake	In	put
1	0	1	Byte Output Handshake		tput
1	1_1.	0	001	NOT US	F
1	1	1	Test		

NOTE:

If Port 2 is operating in handshake mode, Interrupt Level 7 is not available for Timer 5. Instead it is assigned to Port 2 handshaking.

CT2, CT3 — Counter/Timer Mode

Bit 3 and 4 defines the mode of operation of event counter/timers 2 and 3 regardless of its use as a single unit or as a cascaded one.

If CT2 or CT3 are high, then counter/timer 2 or 3 respectively is configured as an event counter on bit 2 or 3 respectively of Port 1 (pins 37 or 38). The event counter decrements the count by one on each lowto-high transition of the external input. If CT2 or CT3 is low, then the respective counter/timer is configured as a timer and the Port 1 pins are used for parellel I/O.

T5C — Timer 5 Control

If T5C is set, then Timer 5 can be preset and started by an external signal. Writing to the Timer 5 register loads the Timer 5 save register and stops the timer. A high-to-low transition on bit 5 of Port 1 (pin 34) loads the timer with the saved value and starts the timer. The next high-to-low transition on pin 34 retriggers the timer by reloading it with the initial value and continues timing.

Following a hardware reset, the save register is reset to 00H and both clock and trigger inputs are disabled. Transferring an instruction with T5C = 1 enables the trigger input; the save register can now be loaded with an initial value. The first trigger pulse causes the initial value to be loaded from the save register and enables the counter to count down to zero.

When the timer reaches zoro it issues an interrupt request, disables its interrupt level and continues counting. A subsequent high-to-low transition on pin 5 resets Timer 5 to its initial value. For another timer interrupt, the Timer 5 interrupt enable bit must be set again.

230759-001		6-387	200759-001
	·	 	

T35. T24 --- Cascade Timers

Port 1

These two bits cascade Timers 3 and 5 or 2 and 4. Timers 2 and 3 are the lower bytes, while Timers 4 and 5 are the upper bytes. If 15C is set, then both Timers 3 and 5 can be preset and started by an external pulse.

When a high-to-low transition occurs, Turner S is preset to its saved value, But Turner 3 is always preset to all ones. If either CT2 or CT3 is set, then the corresponding timer par is a 16-bit event counter.

A summary of the counter/timer control bits is given in Table 3.

NOTE:

intal

Interrupt levels assigned to single counters are parity not occupied il event countersitimers are cascaded. Level 2 will be vacated if event countersitimers 2 and 4 are cascaded. Likewise, Level 7 will be vacated il event countersitimers 3 and 5 are cascaded.

98

Single event counteral/imers generate an interrupt request on the transition from 01H to 00H, while cascaded ones generate it on the transition from 0001H to 0000H.

8256AH ADVANCE INFORMATION

Port 1 Control Register

P17 P16 P15 P14 P13 P12 P11 P10 (4W) (4W)

Each bit in the Port 1 Control Register configures the direction of the corresponding pin. If the bit is high, the pin is an output, and il it low the pin is an input. Every Port 1 pin has another function which is controlled by other registers. If that apecial function is disabled, the pin functions as a general I/O pin as specified by this register. The special functions for each pin are described below.

Port 10, 11 - Handshake Control

If byte handshake control is enabled for Port 2 by the Mode Register, then Port 10 is programmed as ST8/ACK handshake control input, and Port 11 is programmed as IBF/OBF handshake control output.

If byte handshake mode is enabled for output on Port 2 OBF indicates that a character has been loaded

Event Counter/ ` Timer	Function	Programming (Mode Word)	Clock Source	
1	8-bit timer	· -	Internal clock	
2	8-bit timer	T24=0, CT2=0	Internal clock	
-	8-bit event counter	T24=0, CT2=1	P12 pin 37	
2 %	6-bit timer	T35=0, CT3=0	Internal clock	
ት ካ	8-bit event counter	T35=0, CT3=1	P13 pin 36	
4	8-bit timer	T24=0	Internal clock	
5	8-bit timer, normal mode	T35=0, TSC=0	Internal clock	
-	8-bit timer, retriggerable mode	T35=0, T5C=1	Internal clock	
2 and 4	16-bit timer	T24=1, CT2=0	Internal clock	
cascaded	16-bit event counter	T24=1, CT2=1	P12 pin 37	
	18-bit timer, normat mode	T35=1, T5C=0, CT3=0	Internal clock	
3 and 5 cascaded	18-bit event counter, normal mode	T35=1, T5C=0, CT3=1	P13 pin 36	
	16-bit timer, retriggerable mode	T35=1, T5C=1, CT3=0	Internal clock	
	16-bit event counter, retriggerable mode Artika	T35=1, T5C=1, CT3=1	P13 pin 36	

Table 3, Event Counters/Timers Mode of Operation

Into the Port 2 output buffer. When an external device reads the data, it acknowledges this operation by driving ACK low. OBF is set low by writing to Port 2 and is reset by ACK.

It byte handshake mode is enabled for input on Port 2. STB is an input. IBF is driven low after STB goes low. On the rising edge of STB the data from Port 2 is latched.

IBF is reset high when Port 2 is read.

intal

Port 12, 13 - Counter 2, 3 Input

If Timer 2 or Timer 3 is programmed as an event counter by the Mode Register, then Port 12 or Port 13 is the counter input for Event Counter 2 or 3, respectively.

Port 14 — Baud Rate Generator Output Clock

It test mode is enabled by the Mode Register and Command Register 2 beud rate select is greater than 2, then Port 14 is an output from the internal baud rate generator.

P14 in Port t control register must be set to 1 for the baud rate generator chock to be output. The baud rate generator clock is 64 x the serial bit rate except at 19.2Ktps when it is 32 x the bit rate.

Port 15 - Timer 5 Trigger

If TSC is set in the Mode Register enabling a retriggerable timerymen Port 15 is the input which starts and reloads Timer 5.

A high-to-low transition on P15 (Pin 34) loads the timer with the save register and starts the timer.

Port 16 - Break-In Detect


If Break-In Detect is enabled by BRKI in Command Register 1, then this input is used to sense a Break-In, if Port 16 is low while the serial transmitter is sending the fast stop bit, then a Break-In condition is signaled.

Port 17 — Port Interrupt Source

II BITI In Command Register 1 is set, then a low-lohigh transition on Port 17 generates an interrupt rehigh transition Provide States and Interrupt rehigh transition of Port 17 generates an interrupt rehigh transition of Port 17 generates and 18 generates and

all rinta and in the other

100



Interrupts are enabled by writing to the Set Interrupts Register (SW). Interrupts are disabled by writing to the Reset Interrupts Register (SW). Each bit set by the Set Interrupts Register (SW) will enable that level interrupt, and each bit set in the Reset Interrupts Register (SW) will disable that level interrupt. The user can determine which interrupts are enabled by reading the Interrupt enable Register (SR).

· Priority		Source
Highest	LO	Timer 1
	L1	Timer 2 or Port Interrupt
	L2	External Interrupt (EXTINT)
	L3	Timer 3 or Timers 3 & 5
		Receiver Interrupt
)	L5	Transmitter Interrupt
1	L6	Timer 4 or Timers 2 & 4
Lowest	L7	Timer 5 or Port 2 Handshaking

Interrupt Address Register

0	0	0	04	03	02	1	0	
				- <u>-</u>		ាត	erru	pt Level
(6A)						In	dical	ion

Reading the interrupt address register transfers an identifier for the currently requested interrupt level on the system data bus. This identifier is the number of the interrupt level multiplied by 4. It can be used by the CPU as an offset address for interrupt handling. Reading the interrupt address register has the <u>same</u> effect as a hardware interrupt acknowledge INTA; it clears the interrupt request pin (INT) and indicates an interrupt acknowledgement to the interrupt controller.

Receiver and Transmitter Buffer

07	D6	05	D4	03	D2	i D1_	00
		R)				w)	

Both the receiver and transmitter in the MUART are double buffered. This means that the transmitter and threepiver, have a shift register and a souther projector, it. Resolution to the second south and you have been

intal

ADVANCE INFORMATION 8256AH

Reset has no effect on the contents of receiver buf-

fer register, transmitter buffer register, the in-

termediate latches of parallel ports, and event

NOTE:

The modification register cannot be read. Reading from address OFH, 6066: 1EH gates the contents of the status register onto the data bus.

A hardware reset (reset, Pin 12) resets all modification register bits to 0, i.e.:

- . The start bit check is enabled.
- Status Register Bit 0 (FE) Indicates framing error.
- . The sampling time of the serial receiver is the bit center.

A software reset (Command Word J, RST) does not affect the modification register.

Hardware Reset

- A reset signal on pin RESET (HIGH level) forces the device 8256 into a well-defined initial state. This state is characterized as follows:
- 1. Command registers 1, 2 and 3, mode register, Port 1 control register, and modification register are reset. Thus, all bits of the parallel interface are set to be inputs and event counters/timers are configured as independent 8-bit timers.
- 2. Status register bits are reset with the exception of bits 4 and 5. Bits 4 and 5 are set indicating that both transmitter register and transmitter buffer register are empty.
- 3. The interrupt mask, interrupt request, and interrupt service register bits are reset and disable all requests. As a consequence, interrupt signal INT IS INACTIVE (LOW).
- 4. The transmit data output is set to the marking state (HIGH) and the receiver section is disabled until it is enabled by Command Register 3 Bit 6.
- 5. The start bit will be checked at sampling time. The receiver will return to start bit search mode if input RxD is not LOW at this time.
- 6. Status Register Bit 0 implies framing error.

counters/timers, respectively. RS4RS3RS2RS1RS0 Point of time between

					start of bit and end of bit measured in steps
	_				of 1/32 bit fength
0	1	1	1	1	1 (Start of Bit)
0	1	1	1	Q	2
0	1	1	0	1	3
0	1	1	0	Q	4
0	1	0	1	1	5
0	. 1	0	1	0	6
0	1	0	0	1	7
0		0	0	0	8
0	0	1	1	1	9
0	0	1	1	0	tQ
0	0	1	0	1	11
0	0	1	0	0	12
0	0	0	1	1	13
0	0	0	1	0	14
0	0	0	0	1	15
0	0	0	0	0	16 (Bit center)
	1	1	1	1	17
<u> </u> 14	1	1	1	0	18
1	1	1	0	1	19
1	1	1	0	0	20
1	1	0	1	1	21
1 1 1	1	0	1	0	22
11.	1	0	0	1	23
1	1	0	0	0	24
1	0	ï	1	1	25
1	0	1	1	0	26
1	0	1	0	1	27
1	0	1	0	0	28
1	0	0	1	1	29
1	0	0	1	0	30
1	0	0	0	1	31

intal

8256AH

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under	Bias 0°C to 70°C
Storage Temperature	-65°C to -150°C
Voltage On Any Pin	
With Respect to ground	-0.5V to -7V
Power Dissignation	1 Wett

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ADVANCE IMPORISATION

D.C. CHARACTERISTICS (TA+ 0*C to 70*C, VCC+ +5.0V ± 10%)

Symbol	Parameter	Min.	Max,	Units	Test Conditions
Vit	Input Low Voltage	-0.5	0.8	V	
VIM	Input High Voltage	2.0	Vcc + 0.5	V	
VoL	Output Low Voltage		0.45	v	ioL = 2.5 mA
VON	Output High Voltage	2.4		V	Au lon = - 400 A
h	input Leakage		10 - 10	مبر مبر	VIN = VCC VIN = OV
lo	Output Leakage		10 - 10	μΑ μA	Vour = Vcc Vour = 0.45V
łcc	Vcc Supr y Current		160	mA	

CAPACITANCE (TA= 25°C, V ... - GND = 0V)

Symbol	Perameter	Min,	Max.	Unite	Test Conditions
City	Input Capacitance		10	рF	f _c = t MHz
উদত	VO Capacitance		20	. pF	Unmeasured pins returned to Vss


3

Reading the receive buffer clears the RBF status bit. The transmit buffer should be written to only if the TBE bit in the status register is set. Bytes written to the transmit buffer are held there until the transmit shift register is empty, assuming CTS is low, if the transmit buffer and shift register are empty, writing to the transmit buffer immediately transfers the byte to the transmit shift register. If a serial character length is less than 8 bits, the unused most significant bits are set to zero when reading the receive buffer. and are ignored when writing to the transmit buffer.

Port 2

Writing to Port 1 sets the data in the Port 1 output latch. Writing to an input pin does not affect the pin, but the data is stored and will be output If the direction of the pin is changed later. If the pin is used as a control signal, the pin will not be affected, but the data is stored. Reading Port 1 transfers the data in Port 1 onto the data bus,

88



Writing to Port 2 sets the data in the Port 2 output latch, Writing to an input pin does not affect the pin, but it does store the data in the latch. Reading Port 2 puts the input pins onto the bus or the contents of the output latch for output pins.

Timer 1-5

Anading Timer N puts the contents of the timer onto the data bus. If the counter changes while AD is low, the value on the data bus will not change, if two timers are cascaded, reading the high-order byte will cause the low-order byte to be latched. Reading the loworder byte will unlatch them both. Writing to either timer or decascading them also clears the latch condition. Writing to a timer sets the starting value of that timer, If two timers are casceded, writing to the highorder byte presets the low-order byte to all ones. Loading only the high-order byte with a value of X leads to a count of X *256 + 255. Timers count down continuously. If the interrupt is enabled, it occurs when the counter changes from 1 to 0.

The timer/counter interrupts are automatically disabled when the interrupt request is generated.

Status Register

Reading the status register gates its contents onto the data bus. It holds the operational status of the serial interface as well as the status of the interrupt pin INT. The status register can be read at any time. The flags are stable and well defined at all instants.

FE --- Framing Error, Transmission Mode

Bit 0 can be used in two modes. Normally, FE indicates framing error which can be changed to transmission mode indication by setting the TME bit in the modification register.

If transmission mode is disabled (in Modification Register), then FE indicates a framing error. A framing error is detected during the first stop bit. The error is reset by reading the Status Register or by a chip reset. A framing error does not inhibit the loading of the Receiver Buffer, If RxD remains low, the receiver will assemble the next character. The false stop bit is treated as the next start bit, and no high-to-low transition on RxD is required to synchronize the receiver.

When the TME bit in the Modification Register is set. FE is used to indicate that the transmitter was active during the reception of a character, thus indicating that the character received was transmitted by its own transmitter. FE is reset when the transmitter is not active during the reception of character. Reading the status register will not reset the FE bit in the transmission mode

OE - Overrun Error

6-390

If the user does not read the character in the Receiver Buffer before the next character is received and transferred to this register, then the OE bit is set. The OE flag is set during the reception of the first stop bit and is cleared when the Status Register is read or when a hardware or software reset occurs. The first character received in this case will be lost.

830756-001

THE II ILC. IN THE REPORT OF THE

PE — Parity Error

This bit indicates that a parity error has occurred during the reception of a character. A parity error is present if value of the parity bit in the received character is different from the one expected according to command word 2 bits 6 EP. The parity bit is expected and checked only if it is enabled by command word 2 bit 7 PEN.

A parity error is set during the first stop bit and is reset by reading the Status Register or by a chip reset.

BD - Break/Break-In

The BD bit flags whether a break character has been received, or a Break-In condition exists on the transmission line, Command Register 1 Sit 3 (BRKI) enables the Break-In Detect function.

Whenever a break character has been received, Status Redister Bil 3 will be set and in addition an interrupt request on Level 4 is generated. The receiver will be idled. It will be started again with the next highto-low transition at pin RxD.

The break character received will not be loaded into the receiver buffer register.

Il Break-In Detection is enabled and a Break-In condition occurs, Status Register Bit 3 will be set and In addition an interrupt request on Level 5 is generated.

The BD status bit will be reset on reeding the status register or on a hardware or software reset. For more information on Break/Break-In, refer to the "Serial Asynchronous Communication" section of AP-153 under "Receive Break Detect" and "Break-In Detect."

TRE -__Transmit Register Empty

When TRE is set the transmit register is empty and an interrupt request is generated on Level 5 if enabled. When TRE equals 0 the transmit register is in the process of sending data. TRE is set by a chip reset and when the last slop bit has left the transmitter. It is reset when a character is loaded into the Transmitter Register, II CTS is low, the Transmitter Register will be loaded during the transmission of the start bit. If CTS is high at the end of a character, TRE will remain high and no character will be loaded into the Transmitter Register until CTS goes low. If the transmitter was inactive before a character is loaded into the Transmitter Butler, the Transmitter Register will be empty temporarily while the builter is full. However, the data in the buffer will be transferred to the transmitter register immediately and TRE will be cleared while TBE is set.

TBE - Transmitter Buffer Empty

TBE indicates the Transmitter Buffer is empty and is ready to accept a charactor. TBE is set by a chip reset or the transfer of data to the Transmitter Register, and is cleared when a character is written to the transmitter buffer. When T8E is set, an interrupt request is generated on Level 5 if enabled.

RBF — Receiver Buffer Full

RBF is set when the Receiver Buffer has been loaded with a new character during the sampling of the first stop bit. RBF is cleared by reading the receiver buffer or by a chip reset.

INT -- Interrupt Pending

The INT bit reflects the state of the INT Pin (Pin 15) and indicates an interrupt is pending. It is reset by INTA or by reading the Interrupt Address Register if only one interrupt is pending and by a chip reset.

FE. OE, PE, RBF, and Break Detect all generate a Level 4 interrupt when the receiver samples the first stop bit. TRE, TBE, and Break-In Detect generate a Level 5 interrupt, TRE generates an interrupt when TBE is set and the Transmitter Register finished transmitting. The Break-In Detect interrupt is issued at the same time as TBE or TRE.

Modification Register

0 RS4 RS3 RS2 RS1 RS0 TME DSC (0F_W)

DSC - Disable Start Bit Check

DSC disables the receiver's start bit check. In this state the receiver will not be reset if RxD is not low At the center of the start bit.

TME — Transmission Mode Enable

TME enables transmission mode and disables framing error detection. For information on transmission mode see the description of the framing error bill in the Status Register.

ASO, RS1, RS2, RS3, RS4 - Receiver Sample Time

The number in RSn allers when the receiver samples RxD. The receiver sample time can be modified only if the receiver is not clocked by RxC.

6-391

SZEGAN MARTINA SZEGAN

As an output, RtC outputs a low-to-high transition at sampling time of every data bit of a character. Thus, data can be loaded, e.g., into a shift register externelly. The transition occurs only if data bits of a character are present. It does not occur for start, parity, and stop bits (RxC = high),

As an output, TxC outputs the internal baud rate clock of the transmitter. There will be a high-to-low transition at every beginning of a bit.

C0, C1 — System Clock Prescaler (Bits 4, 5)

Bits 4 and 5 deline the system clock prescaler divider ratio. The Internal operating frequency of 1.024 MHz is derived from the system clock.

C1	CO	Divider Ratio	Clock at Pin CLX
0	0	5	5.12 MHz
0	1	3	3.072 MHz
1	0	2	2.048 MHz
	1	· 1	1.024 MHz

EP - Even Parity (Bit 6)

EP = 0: Odd parity EP = 1: Even parity

8

PEN — Parity Enable (Bit 7)

Bit 7 enables parity generation and checking.

PEN = 0: No parity bit PEN = 1; Enable parity bit

The parity bit according to Command Register 2 bit 6 (see above) is inserted between the last data bit of a character and the first or only stop bit. The parity bit is checked during reception. A laise parity bit generates an error indication in the Status Register and an Interrupt Request on Level 4,

Command Register 3

SET RAE ME NIW END SBAK TBAK AST (2R)(211)

Command Register 3 is different from the first two registers because it has a bil set/reset capability. Writing a byte with Bit 7 high sets any bits which were also high. Writing a byte with Bit 7 low resets any bits which were high, il any bit 0-6 is low, no change oc-

6-386

curs to that bit, When Command Register 3 is read, bits 0, 3, and 7 will always be zero.

RST - Reset

If RST is set, the following events occur:

1. All bits in the Status Register except bits 4 and 5 are cleared, and bits 4 and 5 are set.

2. The interrupt Enable, Interrupt Request, and Interrupt Service Registers are cleared. Pending requests and indications for interrupts in service will be cancelled. Interrupt signal INT will go low.

3. The receiver and transmitter are reset. The transmitter goes idle (TxD is high), and the receiver enters start bit search mode.

4. If Port 2 is programmed for handshake mode, IBF and OBF are reset high.

RST does not alter ports, data registers or command registers, but it halts any operation in progress. RST is automatically cleared.

RST = 0 has not effect. The reset operation triggered by Command Register 3 is a subset of the hardware reset.

TBRK — Transmit Break

The transmission data output TxD will be set low as soon as the transmission of the previous character has been finished. It stays low until TBRK is cleared. The state of CTS is of no significance for this operation. As long as break is active, data transfer from the Transmitter Buffer to the Transmitter Register will be inhibited, As soon as TBAK is reset. the break condition will be deactivated and the transmitter will be re-enabled.

SBRK - Single Character Break

This causes the transmitter data to be set low for one character including start bil, data bits, parity bit, and stop bits. SBRK is sutomatically cleared when time for the last data bit has passed, it will start after the character in progress completes, and will delay the next data transfer from the Transmitter Buffer to the Transmitter Register until TxO returns to an idle (marking) state. If both TBRK and SBRK are set, break will be set as long as TSRK is set, but SBRK will be cleared after one character time of break. If SBRK is set again, it remains set for another character. The user can send a definite number of break characters in this manner by clearing TBRK after setting SBRK for the last character time.

230759-001

END - End of Interrupt

If fully nested interrupt mode is selected, this bit reset the currently served interrupt level in the interrupt Service Register. This command must occur at the end of each interrupt service routine during fully nested Interrupt mode. END is automatically cleared when the Interrupt Service Register (Internal) is cleared. END is ignored if nested interrupts are not enabled.

NIE — Nested Interrupt Enable

When NIE equals 1, the interrupt controllar will operate in the nested Interrupt mode. When NIE equals 0, the interrupt controller will operate in the normal interrupt mode. Refer to the "Interrupt controtler" section of AP-153 under "Normal Mode" and "Nested Mode" for a detailed description of these operations.

IAE - Interrupt Acknowledge Enable

This bit enables an automatic response to INTA. The particular response is determined by the 6086 bit in Command Register 1.

RxE — Receive Enable

This bit enables the serial receiver and its associated status bits in the status register. If this bit is reset. the serial receiver will be disabled and the receive status bits will not be updated.

Note that the detection of break characters remains enabled while the receiver is disabled; i.e., Status Register Bit 3 (80) will be set while the receiver is disabled whenever a break cheracter has been recognized at the receive data input RxD.

SET - Ble Set/Reset

If this bit is high during a write to Command Register 3, then any bit marked by a high will set. If this bit is low, then any bit marked by a high will be cleared.

Mode Register

T35 T24 T5C CT3 CT2 P2C2 P2C1 P2C0 (3W)(38)

If test mode is selected, the output from the internal baud rate generator is placed on bit 4 of Port 1 (pin-35).

To achieve this, it is necessary to program bit 4 of Port 1 as an output (Port 1 Control Register Bit P14 = 1), and to program Command Register 2 bits B3 - BO with a value > 3H.

P2C2, P2C1, P2C0 - Port 2 Control

P2C2	P2C1	P2C0	Mode	Direc Upper	Lower	
0	0	0	Nibble	Input	Input	
0	0	1	Nibble	Input	Output	
0	ī	0	Nibble	Output	Input	
0	1	1	Nibble	Output	Output	
1	0	0	Byte Handshake	Input		
1	0	1	Byte Handshake	Output		
,	1	0	00	VOT US	Ē	
	1	1	Test			

NOTE:

il Port 2 is operating in handshake mode, interrupt Level 7 is not available for Timer 5. Instead it is assigned to Port 2 handshaking.

CT2, CT3 — Counter/Timer Mode

Bit 3 and 4 delines the mode of operation of event counter/timers 2 and 3 regardless of its use as a single unit or as a cascaded one.

If CT2 or CT3 are high, then counter/timer 2 or 3 respectively is configured as an event counter on bill 2 or 3 respectively of Port 1 (pins 37 or 36). The event counter decrements the count by one on each towto-high transition of the external input. If CT2 or CT3 is low, then the respective counternimer is configured as a timer and the Port 1 pins are used for parallel I/O.

T5C - Timer 5 Control

tf T5C is set, then Timer 5 can be preset and started by an external signal. Writing to the Timer 5 register loads the Timer 5 save register and stops the timer A high-to-low transition on bit 5 of Port 1 (pin 34) loads the timer with the saved value and starts the timer. The next high-to-low transition on pin 34 retriggers the timer by reloading it with the initial value and contioues timing.

Following a hardware reset, the save register is reset. to 00H and both clock and trigger inputs are disobted. Transferring an instruction with TSC = 1 enables the trigger input; the save register can now be loaded with an initial value. The first trigger pulse causes the initial value to be loaded from the save register and enables the counter to count down to zero.

When the timer reaches zero it issues an interrupt request, disables its interrupt level and continues counting. A subsequent high-to-low transition on pin-S resets Timer S to its initial value. For another timer interrupt, the Timer 5 interrupt enable bit must be set again.

.

6-387

A.C. CHARACTERISTICS **BUS PARAMETERS**

 $(T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C, V_{ec} = +5.0V \pm 10\%, \text{ GND } = 0V)$

A.C.	CHAR/	ACTERI	STIC	S (cont	tinued)	
SERI/	AL INTE	RFACE	AND C	LOCK	PARAMETERS	

Symbol	ymbol Parameter	825		
Symool	F"#T#STLQL#T	Min,	Max.	Unite
tLL,	ALE Pulse Width	70		05
tCSL	CS to ALE Setup Time	0		ns
tAL	Address to ALE Setup Time	20		ns
1 LA	Address Hold Time After ALE	30		ns
tLC	ALE to RD/WR	20		ns
tCC	RD, WR, INTA Pulse Width	200		ns
tRD	Data Valid from RD (1)		150	ns
tDF	Data Float After RD (2)		70	na.
IDW	Data Valid to WR	200		05
tWD	Data Valid After WR	50		03
tCL	RD/WA Control to Latch Enable	25		
tLDR	ALE to Data Valid	+	180	03
IAST	Reset Pulse Width	500		ns
tRV	Recovery Time Between RD/WR	500	├───	
MER/COUNT	ER PARAMETERS	1 300	L	ns
tCPI	Counter Input Cycle Time (P12, P13)	2.2	F	
ICPWH	Counter Input Pulse Width High	1.1		Eu Eu
ICPWL	Counter Input Pulse Width Low	1.1		Eu Eu
ITPI	Counter Input to INT1 at Terminal Count		2.5	μ\$
1TIH	LOAD Pulse High Time Counter 5	1.1	2.3	<u>צע</u>
ITIL	LOAD Pulse Low Time Counter 5	1.1		μ3
tPP	Counter 5 Load Belore Next Clock Pulse on P13	1.1	<u> </u>	μ3
ICR	External Count Clockt to RDI to Ensure Clock is Reflected in Count	2.2		צע 142ע
IRC	RDt to External Count Clockt to Ensure Clock is not Reflected in Count	0	<u> </u>	ns
tCW	External Count Clockt ro WRt to Ensure Count Written is Not Decremented	2.2	1	۶ų
tWC	WRI to External Count Clock to Ensure Count Written is Decremented	0	1	03
TERRUPT P	ARAMETERS		·•·	_
IDEX	EXTINTI to INTI		200	ns
IDPI	Interrupt request on P171 to INT1		21CY + 500	ns
tPI	Pulse Width of Interrupt Request on P17	1CY + 100		กร
tHEA	INTAL OF ADT ID EXTINTS	30		03
tHIA	INTAt or RDt to INTE		300	03

6-394

Symbol	Parameter	825		
зущоог	Parameter	Min.	Max.	Unite
ICY	Clock Period	195	10,000	ns
ICLKH	Clock High Pulse Width	65		ns
ICLKL	Clock Low Pulse Width	65		ns
18	Clock Rise Time		30	<u>µ3</u>
tF	Clock Fall Time		30	05
ISCY	Serial Clock Period (4)	975		ns
tSPD	Serial Clock High (4)	350	<u>├───</u> ┟	115
ISPW	Serial Clock Low (4)	350		ns
ISTD	Internal Status Update Delay From Center of Stop Bit (5)		300	กร
IDTX	TxC to TxD Data Valid		300	
IIRBF	INT Delay From Center of First Stop Bit		21CY + 500	ns
UTBE	INT Detay From Falling Edge of Transmit Clock at end of Start Bit		21CY + 500	ns
ICTS	Pulse Width for Single Character Transmission	(6)		
RALLEL I/	O PORT PARAMETERS		<u> </u>	
tWP	WR 1 to P1/P2 Data Valid	i	0	05
IPR	P1/P2 Data Stable Before RD 1 (7)	300		03
IRP	P1/P2 Data Hold Time	50	1	ns
tAK	ACK Pulse Width	150	└─── 	ns
IST	Strobe Pulse Width	ISIB		ns
IPS	Data Setup to STB t	1 50		ns
(PH	Data Hold After STB t	50		03
tWOB	WR t IO OBF t		250	ns
1A08	AKC + OBF +	<u> </u>	250	
ISIB	STE i to IBF i	1	250	ns
IRI	RD t to IBF t	<u> </u>	250	ns ns
ISIT	STB t to INT t	• [21CY	ns ns
TIAIT	ACK t IO INT :		21CY + 500	ń\$
IAED	OBFL to ACK Delay	0	1	

230759-001

C₁ = pF all oulputs.
 Measured from logic "one" or "zero" to 1.5V at C₁ = 150 pF.
 P12, P13 are external clock inputs.

the center of the 3rdy bit was by the receiver sample time, as programmed by the modification register.
 1/16th bit length for 32X, 64X; 100 ns for 1X.

5. The center of the Stop Bit will be the receiver


7. To ensure two spec is met.


4. Note that RxC may be used as an input only


in 1X mode, otherwase it will be an output.

230759-001


. . ..







CALLER CONCERNED AND CALL AND COME



NOTES:


1. Character format for this example: 6 data bits with parity bit and one stop bit.

2. Set or reset bit 6 of command register 3 (anable receiver).

3. Receiver buffer located.

4. Read receiver buffer register.

ERROR CONDITIONS DURING RECEPTION OF CHARACTERS ON THE SERIAL INTERFACE .



NOTES:

1. Character format for this example: 6 data bits without parity and one stop bit

2. Receiver buller register loaded.

3. Overrun error.

- 4. Framing error,
- 5. Interrupt from receiver buffer register loading.

6. Interrupt from overrun error.

7. Internol from transmoderor and loading receiver buffer re to receiver buller register. in the state of the AREAS STATES

APPENDIX - D

HADWARE DEVELOPMENT TECHNOLOGY

D.1 Introduction to Procedure/Methodology

Brief Description on the Procedure / Methodology:

1. Minimum system with the following components were built in a grid-board by wire-wrap. Page-195, 196

8086 (CPU)8284 (Clock Chip)2x27256 (Two EPROMs)3x74LS373 (Three Latch)8279 (To Control Display & Keyboard)1-CC 7-Seg Display2716 (EPROM as Decoder)74LS154 (To Drive Display)

- 2. Just minimum amount of Boot Codes will be written into 2x27256 EPROMs so that the character A appears in the 7-segment display.
- 3. A key will be connected to the system via the 8279 chip and an additional 74LS138 chip. (74LS138 is a 3-to-8 line decoder).
- 4. Codes will be added to the 27256 EPROMs, so that now the character A appears on the 7-segment display when the key is pressed.
- 5. Now, the core hardware is ready to accept more functional ICs and software.
- 6. Display will be expanded to 16-digit (still by wire-wrapping).
- 7. Keyboard will be expanded to 18-keys. 2x62256 RAMs will be added.
- 8. The Monitor program's Flow Chart (minimum) will be developed.
- 9. The flow chart will now be slowly and carefully coded.
- 10. The binary codes will be entered into the 27256 EPROMs, tested and debugged.
- 11. The flow chart will slowly be expanded as much as possible and will be coded and written to EPROM.
- 12. Using SmartWork software, the PCB artwork of for the schematic will be developed.
- 13. The results, the difficulties and the ways difficulties were solved, will be documented.
- 14. Finally, the product will be physically made. The documents will be organized as per rules of Thesis preparation.

ł

Components Organization:

Because the 8086 system is a educational trainer, its components are visible. Therefore, the arrangement of the various Ics have to be well placed relative each other so that the board looks pretty without sacrificing the optimum routes of their interconnections using copper tracks.

All the components including keys, connectors and etc. are gathered. A holed grid board is arranged. The components are placed on the grid board. Various positions are tried until a good looking and well organized lay out is found. The obtained lay out is shown to no-electronic people to asses the organizational beauty of the board. Refer at page-187 for the component lay out that we have chosen for the 8086 trainer. It is a good practice to keep a model of this one if possible. For our case, we don't have except the engineering prototype.

D.2 Wire Wrapping Accessories:

Wire Wrap Socket:

Allows developing and testing circuits based on pure thought. If the circuit does not work due to faulty design or faulty connections, then it is very easy and quick to modify the wiring just by unwrapping the connection.

Manual Wrap Tool:

Type P160-2B tool will make wrapped wire connections manually with No. 26 through 30 gauge wire.

Manually Unwrap Tool:

Type P160-1B slips over terminal and is turned to unwrap 26 to 30 gauge wires wrapped either right or left on 0.025" or 0.028" square posts.

Powered Wrap Tool

Type P148-7-30 tool comes complete with external power supply. The tool makes standard wrap joints for solderless wrapped terminations. With an 03 bit this power tool wraps No. 26 through 30 gauge wires.

Wire Wrap Wire:

P160-6A package is a tension regulator wire spool bracket. Usually comes with 200 feet of spool of No. 30 gauge silver plated wire with Tefzel insulation.




Fig - D.2 : Wire Wrap Tools and Accessories

Local Vendor: Sabium Electronics 34. Stadium Swimming Pol Dhaka Stadium , Dhaka - 1000 BNAGLADESH Foreign Vendor: Network Electronics 4801 N. RAVENSWOOD AVE. CHICAGO, IL. 60640 - 4496 U.S.A

D.3 PCB Assembly Manufacturing

The industry standard procedures for making a quality graded PCB (Printed Circuit Board) assembly are :-

- 01. Use of a flexible software for developing the PCB artwork. Flexible means that the software
- 02. will allow easy changing of the width of the PCB track and the inter/external diameters of the pad as per the diameter of the component leads. For example, the BM (Board Maker) software.
- 02. Use of plotter to obtain industry standard good quality 2X (Two Times) print of the PCB artwork.
- 03. Good camera works facility on the premises to obtain real size negative-positive films of the PCB artwork.
- 04. Solder Mask including PTH (printed through hole) facilities.
- 05. Industry standard Screen Print facility or Photo Resist facility to transfer the PCB artwork impression on the copper clad board.
- 06. Industry standard temperature controlled itching plant.
- 07. Industry standard CNC (Computer based Numeric Controlled) drilling facilities.
- 08. Finally, wave soldering facilities for high quality soldering.

While building the 8086 trainer, we had none of the facilities stated above prevailing in the market. But, yet the product has been realized and available for learning purposes. This section will discuss how the job gets done inspite of lacking of the required services.

PCB Artwork Making :

No of Layers : Solder side Layer page - 188	: SmartWork Software (Old version). Capable for putting only two sizes copper tracks and two sizes pad.		
: Component side Layer page - 189			
PCB Artwork Print:			
PCB Artwork Size : 9.45" x 7.65"			
Printer Used : EPSON LX - 800 8" and 9-pin Dot Printer			
	•		

PTH Solution:

In Bangladesh, there is no commercial use of double layer PCBs. Therefore, the relevant infra structure did not get developed. The design of the 8086 trainer could not be realized using single layer PCB. We were well aware about the non-existence of PTH facility. The PTH has been done manually in the following ways:

Refer to PCB artworks at page-187, 188, 189.

Pin - 10 of U2 (page-197) will have copper tracks at both layers. So, the pin-10 should have a PTH (Printed Through Hole). Since, we could not place a PTH there, still we managed to get copper tracks from pin-10 at both sides of the PCB in the following way:-

A hole is drilled near pin-10. Copper track has been made at solder side from pin-10 upto the new hole. At the component side, copper track has also been made from the new hole upto the target. A wire is inserted in the hole and it is soldered at both sides with the pads.

PCB Manufacturer:

Design Group Limited, 65-66, Khilgaon Taltola uper market, 1st Floor.Dhaka, Phone: 416178, 415772

D. 4 Soldering techniques

Manual Soldering:

The IC socket pins and others are soldered manually. Manual solder causes no problem if done following the prescribed procedures. Otherwise, there would remain many cold solders leading to intermittent problem throughout the life of the product. There are about 2700 points in the 8086 trainer PCB which are to be soldered by hand. Fortunately, the author possesses 13 years of soldering experience along with professional training on soldering, to finish the soldering job of the trainer. Given below, the standard procedures of Hand Soldering which needs to be exercised on regular basis till the soldering proficiency is achieved by an worker.

Type of Soldering :

Temperature of the Soldering Iron Bit:

COMPOSENT

LEAD

FOIL

SOLDER

FOIL

SOLDER

FOI

SOLDERING

IRON

SOLDERING

SOLDERING

Fig-D.4(a) : Soldering Techniques


RON


CIRCUIT BOARD

Surface Sodering means Romm Temperature soldering: Should be around 600°F


Procedures:


- 01. Place the soldering iron tip at 45° against both the lead and the circuit board foil as shown in the picture to the right. Let both be heated for two to three seconds.
- 02. Now apply solder to the other side of the connection as shown in the picture to the right. Allow the hetaed lead and the circuit board foil to melt the solder.
- 03. When the solder begins to melt, let it to flow around the connection. And then remove the solder and the iron. Allow the the connectin to cool down. Figure to the right.
- 04. Trim the lead lengths close to the connection. Clip the leads to prevent them from flying toward eyes.

















201

APPENDIX - E

MONITOR PROGRAM DEVELOPMENT TECHNOLOGY

Introduction

The monitor program is the mind of the trainer. It regulates all possible behavior of the trainer. The size of the monitor program is about 12Kbytes including the kernel, the subroutines, the stand-alone routines and the data tables. The code/data bytes are fused in two EPROMs arranged in ODD and EVEN banks.

This section will make an attempt to document the methods adopted to write and fuse the program codes/data into the EPROMs.

Let us begin with an example to demonstrate how has the job been accomplished. The example is the Subroutine-4 (SUR#4). This subroutine allows to print a hex digit at any position of the 7-segment display unit.

	MYCODE	SEGMENT		;01	
		ASSUME	cs:MYCODE	; 02	
		mov al,	BYTE PTR [bx]	; 03	
		mov bx,	BYTE PTR [bx]	; 04	
		add bl,	al	; 05	
		mov al,	cs:[di]	;06	
		mov si,	044Ch	; 07	register si to be loaded with
4C04h		•			
		mov di,	[si]	; 08	
		mov [di]], al	; 09	
		dec di		; 10	
		mov [si]	I, di	; 11	
		mov bx,	0004h	; 12	bx is to be loaded with 0400h
		call SU	R#3	;13	calling at F000:FFB6
		dec BY	TE PTR [bx+40h]	; 14	
		ret ·		; 15	
	MYCODE	ENDS		; 16	
		END		;17	

01. Preparation of the Source Codes using EDIT program of the DOS Package.

Note that at line-12, the instruction is 'mov bx, 0004h'. Actually, the standard way of writing is 'mov bx, 0400h' while using MASM and LINK. The MASM produces codes 'BB 04 00 for the instruction mov 0400h' and the LINK transposes these codes into 'BB 00 04' to satisfy the condition that for Intel processor the lower byte comes first. But, since we did not use LINK program, we had to write the instruction in such way so that when the program is processed by MASM, we get the right codes - lower byte comes first and ready to enter in the trainer manually.

02. Now assemble the above source codes using MASM and prepare the following SUR4.lst file.

The SUR4.ASM file has to be repeatedly assembled until all the errors have gone except the errors for the undefined symbols. In the case of this example program, the only undefined symbol is SUR#3.We know the calling address of the SUR#3 (Subroutine - 3) which we could not enter into the source codes due to certain limitations of the Macro-Assembler package.

0000 0002 0004	- - -	8A 07 8B 1F 02 D8	
0006	-	2E 8A 05	
0009	-	BE 4C 04	
000C	-	8B 3C	
000E	-	88 05	
0010	-	4F	
0011	-	89 3C	
0013	-	BB 00 04	
0016	-	9A B6 FF 00 F0	; 20-bit address of SUR#3 is know. So, we use FAR call ; The opcode for FAR call is '9A'. The instruction size ; ; is 5 bytes. Therefore, the next instruction would start at ; offset 001B.
001B	-	FE 4F 40	
001E	-	СВ	; the opcode for 'ret' instruction due to FAR call is'CB'. ; C3 is the opcode for the 'ret' instruction of NEAR call.

03. Now, choose suitable EPROM space (20-bit system address) from which the codes will be stored.

Let us choose memory location FF400h. Now, rewrite the program codes of step-02 as follows with respect to base address FF400.

FF400 -	8A 07	
FF402 -	8B 1F	
FF404 -	02 D8 🕔	
FF406 -	2E 8A 05	
FF409 -	BE 4C 04	
FF40C -	8B 3C	
FF40E -	88 05	
FF410 -	4F	
FF411 -	89 3C	
FF413 -	BB 00 04	
FF416 -	9A B6 FF 00 F0	; 20-bit address of SUR#3 is know. So, we use FAR call ; The opcode for FAR call is '9A'. The instruction size ; ; is 5 bytes. Therefore, the next instruction would start at ; offset 001B.
FF41B -	FE 4F 40	
FF41E -	СВ	; the opcode for 'ret' instruction due to FAR call is 'CB'. ; C3 is the opcode for the 'ret' instruction of NEAR call.

04. Splitting the Codes into EVEN and ODD Locations

The instruction codes of section-03 will be fused into two EPROMs. The EVEN address numbered bytes will be fused into EVEN banked EPROM and the ODD address numbered bytes will be fused into ODD banked EPROM. Therefore, r-arrange them manually as follows:-

EVEN addre	ss Bvtes	ODD address	Bytes
FF400 -	8A	FF401 -	07
FF402 -	8B	FF403 -	1F
FF404 -	02	FF405 -	D8
FF406 -	2E	. FF407 -	8A
FF408 -	05	FF409 -	BE
FF40A -	4C	FF40B -	04
FF40C -	8B	FF40D -	3C
FF40E -	88	FF40F -	05
FF410 -	4F	FF411 -	89
FF412 -	3C	FF413 -	BB
FF414 -	00	FF415 -	04
FF416 -	9A	FF417 -	B6
FF418 -	FF	FF419 -	00
FF41A -	F0	FF41B -	FE
FF41C -	4F	FF41D -	40
FF41E -	СВ	FF41F -	FF

05. Fusing EVEN addressed Bytes into EVEN banked EPROM

The EPROM type is 27256 of capacity 32kbytes. Its unit address is 0000h- 7FFFh. Now, we need to determine which unit address of this ROM does correspond to the system address FF400h.

Procedures:

a.	Get the 20-bit physical	address written	here. And enter the	1st location bits
----	-------------------------	-----------------	---------------------	-------------------

 A19
 A18
 A17
 A16
 A15
 A14
 A13
 A12
 A11
 A10
 A09
 A08
 A07
 A06
 A05
 A04
 A03
 A02
 A01
 A00

 1
 1
 1
 1
 1
 0
 1
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0

b. Now, we discard the lowest significant bit. Write down below what we have got:-

i i i i i i i i 0 1 0 0 0 0 0 0 0 0 0

c. Now, get the hex format of the bit pattern of step-02. We get:-

7A00

d. So, the data value 8A will be fused at location 7A00h, 8B at location 7A01 and so on.

e. Now, re-arrange EVEN address data bytes of section - 04 as follows:-EVEN address Bytes

EVEN	auu	iess Dytes
7A00	-	8A
7A01	-	8B
7A02	-	02
7A03	-	2E
7A04	-	4C
7A05	-	8 B
7A06	-	88
7A07	-	4F
7A08	-	3C
7A09	-	00

7A0A	-	9A
7A0B	-	FF
7A0C	-	F0
7A0D	-	4F
7A0E	-	CB

06. Actual Fusing of the Data into EPROM

We use the IBM-PC based DOS dependent EPROM Programmer of the following particulars:-

01.	EPROM Programmer	: Model : EW - 901 BN
02.	Manufacturer	: Shunshine Company of Taiwan.
03.	Local Vendor	: Sabium Electronics
		34, Stadium Swimming Pool
		Dhaka - 1000, Bangladesh

Procedures:

- 01. Execute the EPROM1.exe program.
- 02. Select the EPROM as 27256 for Vpp = 12.5V
- 03. Select the programming pulse algorithm as 'Quick'
- 04. Insert a blank EPROM in the ZIF socket.
- 05. Make a Read Operation
- 06. Choose the Edit option
- 07. The screen should show all FFs or at least that part where we want to fuse our codes
- 08. Now, enter the codes of step-04 into the specified memory locations.
- 09. Now program the (fusing) the codes into the EPROM.

07. The procedures applied for EVEN address bytes fusing equally applicable for ODD address bytes fusing.

APPENDIX - F

COLOR PLATES

F.1 Component Side of the Prototype 8086 Trainer





Fig-F.1: Component Side of the Prototype 8086 Trainer




F.2 Wire-wrap Side of the 8086 Trainer

Fig-F.2: Wire-wrap Side of the 8086 Trainer


206

.

F.3 Component Side of the PCB of the 8086 Trainer




F.3 Component Side of the PCB of the 8086 Trainer



F.4 Solder Side of the PCB of the 8086 Trainer

F.5 Pictorial View of the 8086 Trainer



F.5 Pictorial View of the 8086 Trainer

REFERENCES

ţ,

- [1] Bartee, T.C., Digital Computer Fundamentals, 6th ed., McGraw-Hill Book Company, 1987.
- [2] Brumm, P. and Brumm, D., 80386 : A Programming and Design Hand Book, 2nd ed., TAB Books Inc., 1989.
- [3] Duncan, R., MSDOS Programming, 2nd ed., Microsoft Press, 1988.
- [4] Flight electronics Limited : UK, Catalog 1990 ed.
- [5] Gibson, G.A. and Liu, Y., Microcomputer Systems : The 8086/8088 Family, 2nd ed., Prentice-
- Hall

of India Private Limited, 1994.

- [6] Gilmore, C.M., Microprocessors : Principles and Applications, 2nd ed., Glencoe-McGraw-Hill, 1995.
- [7] Ginsberg, G.L., Printed Circuits Design : Featuring Computer Aided Technologies, 1st ed., 1990.
- [8] Givone, D.D. and Roesser, R.P., Microprocessors/Microcomputers: An Introduction, 1st ed., McGraw-Hill Book Company, 1985.
- [9] Hall, D.V., Microprocessors and Digital Systems, 2nd ed., McGraw-Hill Book Company, 1987.
- [10] Hall, D.V., Microprocessors and Interfacing : Programming and Hardware, 1st ed., McGraw-Hill Book Company, 1987.
- [11] Hayes, J.P., Digital System Design and Microprocessors, 1st ed., McGraw-Hill Book Company, 1987.
- [12] Heath User Group : USA : catalog 1990-1991 ed.
- [13] Intel Corporation, Microprocessors Data Book, 1990.
- [14] Intel Corporation : USA, SDK-85 System Design Kit Users Manual
- [15] Intel Cporporation, Memory Data Book, 1990.
- [16] LS Z80 Operations manual : Binary systems : UK.
- [17] Middendorf, W.H., Design of Devices and Systems, 1st ed., Marcel Dekker, Inc, 1986.
- [18] Miller, M.A., The 68000 Microprocessor : Architecture, Programming and Applications, 1st ed., Universal Book Stall, 1989.
- [19] Mostafa, G., Reference Manual : MicroTalk-8085, 3rd ed., Karighar R&D Centre, 1996.
- [20] Mostafa, G., reference Manual : MicroTalk-8751, 1st ed., Karighar R&D Centre, 1995.
- [21] Peatman, J.B., Microcomputer-Based Design, 1st ed., McGraw-Hill Book company, 1988.
- [22] Rafiquzzaman, M., Microprocessors and Microcomputer-Based System Design, 2nd ed., CRC Press, 1995.
- [23] Ramshaw, R.S., Power Electronics: Thyristor controlled power for electric motors, 1st ed., ELBS Book Societ, 1979.
- [24] Scanlon, L.J., 8086/8088/80286 Assembly Language, 1st ed., A Brady Book, 1988.
- [25] Tedeschi, F.P. and Kueck, G., 101 Microprocessor Software and Hardware Projects, 1st ed., TAB Bokks Inc., 1982.
- [26] The Computer Application Journal : USA, December 1993 ed.
- [27] Wiatrowski, C.A. and House, C.H., Logic Circuits and Microcomputer Systems, 1st ed., McGraw-Hill Book Company, 1984.
- [28] 6802 Microprocessor Trainer manual : Heath Company : USA.

