INTEL 8085 MICROPROCESSOR SYSTEM SIMULATION ON IBM-370/115 MAINFRAME

A Thesis
by
MD. BASHIR UDDIN

Submitted to the Department of Electrical and Electronic Engineering, Bangladesh University of Engineering & Technology, Dhaka in partial fulfilment of the requirements for the Degree

o f

MASTER OF SCIENCE IN ENGINEERING (ELECTRICAL & ELECTRONIC)

November, 1984.



INTEL 8085 MICROPROCESSOR SYSTEM SIMULATION ON IBM-370/115 MAINFRAME

A Thesis

by

MD. BASHIR UDDIN

Accepted as satisfactory for partial fulfilment of the requirement for the degree of Master of Science in Engineering(Electrical & Electronic), Bangladesh University of Engineering and Technology, Dhaka.

EXAMINERS

(DR. S. M. RAHMAN) Thesis Supervisor

Computer Engq. Deptt.

Chairman

(DR. S. F. RAHMAN) Professor & Head,

Electrical & Electronic

Engineering Department

Member

(DR' M. R. KHAN)

Professor & Head,

Computer Engg. Deptt.

Member

alu. outorn

(DR. A. M. PATWARI) Vice-Chancellor, BUET, Dhaka.

External Member

CERTIFICATE

This is to certify that this thesis work has been done by me and it has not been submitted elsewhere for the award of any degree or diploma.

Signature of the Candidate

ABSTRACT

For the design of microprocessor based systems in an environment where the development systems are not available the development of simulators seems to be essential. The present work deals with the development of 8085 microprocessor simulator on IBM-370/115 mainframe. A powerful command set has been designed to communicate with the simulator for debugging purpose. Detailed study of intel 8085 microprocessor instruction set and its architecture has been carried out for its modelling on the mainframe. On the otherhand study was also made to incorporate the microprocessors 8-bit words with the full/half words of the mainframe. Finally a simulation program has been developed and tested from the simulation algrithm of the microprocessor model.

ACKNOWL EDGEMENT

The author wishes to express his gratitude and indebtness to Dr. Syed Mahbubur Rahman, Assistant Professor, Department of Computer Engineering, Bangladesh University of Engineering and Technology, Dhaka for his continuous guidance, suggestion, interest, contribution of new ideas and supervision at all stages of the research.

He is grateful to Prof. A.M. Patwari, Vice-Chancellor of Bangladesh University of Engineering & Technology, Dhaka for his suggestions at different times.

The author wishes:to express his gratitude to Dr. Shamsuddin Ahmed, Dean & former Head, Dept. of Electrical and Electronic Engineering, BUET and also to his teacher Dr. Syed Fazl-i Rahman, Prof. and Head, Dept. of Electrical & Electronic Engg. BUET for constant advice and encouragement in carrying out this study.

Acknowledgement is due to Dr. A.M. Zahoorul Haque, Prof. and former Dean, Dept. of Electrical & Electronic Engg. BUET and also to Dr. Mahfuzur Rahman Khan, Prof. & Head, Dept. of Computer Engg. BUET, Dhaka for giving inspiration in carrying out the programme.

CONTENTS

ABSTRACT				i
ACKNOWLEDGEM	FNT			ii
	LIV 1			
CONTENTS			1	ii v
LIST OF FIGU	RES	& TA	BLES	v
CHAPTER - I	:	INTR	DDUCTION	1-1
			What is simulation	1-1
		1.2	Objective of the present Research	1-2
		1.3	Expected results of the present work	1-4
CHAPTER -II	:	COMM	UNICATION WITH SIMULATION PROGRAM	2-1
		2.1	Introduction	2+1
		2.2	Commands and their formats	2-1
		2.3	Description of the commands	2-6
			2.3.1 Input/output transfer command	2-6
			2.3.2 Input-data transfer command	2-7
			2.3.3 Breakpoint setting for pro- gram segment simulation	2-9
			2.3.4 Memory dump	2-10
			2.3.5 Program loading	2-11
			2.3.6 Single step printing	2-12
			2.3.7 Exit from endless loop	2-13
			2.3.8 Setting of program counter	2-13
			2.3.9 Setting of register countents	2. 14
	-		2.3.10 Start and end of simulation	2.15
		2.4	Example of command set	2-15
CHAPTER-III	:	MICH	OPROCESSOR MODEL ON MAINFRAME	3-1
		3.1	Analysis of the problem and pro-	3-1
			gramming language selection	
		3.2	The Microprocessor architecture and	3-3
			its image on the mainframe	5-5
			3.2.1 Register structure and their images	3-3
			3.2.2 Arithmetic logic unit and its image	3-10
			3.2.3 Control unit and its image	3-11
			3.2.4 Intel 8085 memory and its image	3-12
		3.3	Summary	3-12

CHAPTER - IV :	DEVELOPMENT OF SIMULATION PROGRAM	4-1	
	4.1 Introduction	4-1	
	4.2 Command processor	4-4	
	4.2.1 Command recognizer	- 4-4	
	4.2.2 Command validity checker and executor	4-5	
	4.3 Control program	4-5	
	4.4 Debugger	4-8	
	4.5 Error handler	4-9	
CHAPTER - V :	SIMULATION PROGRAM TEST RUN	5-1	
	5.1 Test problem	5-1	
	5.2 Program flowchart & listing	5-3	
	5.3 Test results	5-7	
	5.4 Error tests	5-8	
CHAPTER - VI :	DISCUSSION & CONCLUSION		

APPENDIX - A

APPENDIX - B

APPENDIX - C

REFERENCES

LIST OF FIGURES

- Fig. 3.1 Functional block diagram of 8085 microprocessor.
- Fig. 3.2 8085 Status flags.
- Fig. 3.3 8085 Registers and memory picture on mainframe.
- Fig. 4.1 State diagram showing transition among the program units of the simulator.
- Fig. 4.2 Control program showing its different functions.
- Fig. 4.3 Address table of the instruction program segment.
- Fig. 5.1 Circuit diagram of the test problem.
- Fig. 5.2 Flowchart for test program.

LIST OF TABLES

- Table 2.1 Command format.
- Table 5.1 Test results.
- Table 5.2 Test results.
- Table 5.3 Test results.
- Table 5.4 Results of error test.
- Table 5.5 Results of error test.

CHAPTER - I

1-1. WHAT IS SIMULATION

The word "Simulation" does mean different things to different people according to the mode of requirements. Man has been simulating since first his brain developed the power to imagine.

According to EDICT "Simulation is the development and use of models to aid in the evaluation of ideas and stumdy of the systems or situations*(5). McCooy defines "Simulation is the act of representing some aspects of the real world which may be easily manipulated"(5).

The philosophical basis for the design of a simula - tion module is the concept of modeling a system approximately in proper method which represents the behaviour of the

system very close to the real situation.

In generalised form simulation may be defined as the technique of creating a model of experimental or practical situation that may happen in a device or in a laboratory or in a field.

The simulation may be classified in different categories. Since the purpose of the present work is the simulation of a microprocessor system, therefore the digital computer-aided simulation is the main interest of this thesis.

1-2 OBJECTIVE OF THE PRESENT RESEARCH

In just one decade microprocessors have found thousands of applications in commerce industry, transport, medicine, education, defence, communications, food processing, agriculture, entertainment and domestic life. No section of human activity is untouched by the microprocessor. But the efficient utilization of this most modern and innovative technology in the various fields requires a detail understanding of the software features alongwith the hardware concept of the microprocessor. For successful operation of a microprocessor based system effective software development plays an important role. In the development of software module, it is frequently necessary to make numerous corrections and changes.

When designing a new microprocessor based system even for a simple application, software development of the

system requires debugging aids for successful execution of the programs. Usually microprocessor development system (MDS) provides these facilities on which programs may be written. translated and stored during development. It provides the means for editing and testing program module as they are written even at a stage where the prototype hardware is incomplete or totally absent(8). It is therefore possible for hardware development to proceed in parallal with software development. Through application of this development system one can display or print the contents of the registers, memory locations and debug the programs using single stepping or break points. Without this system it is almost impossible to findout the various complicated types of errors that occur during program development phase. This development system is very much expensive and supplied by the manufacturers at high cost.

As such attempts are made to have simulated programs to model the microprocessor on an existing large computer in order to approximately satisfy the requirements of the software aspects of the microprocessor development system. Usually different development systems are required to develop different microprocessor softwares where as the same mainframe could be used for several microprocessor simulation. Using the simulation program the process of software testing and debugging can be speeded up because of superior capabilities of large computer in comparison to that

of microprocessor, simulations can also incorporate explicit error messages, traps for illegal conditions and diagnostics. In order to achieve all the facilities discussed above, without having the costly microprocessor development system it has been decided to attempt at the Development of a simulation module for a microprocessor system on the existing main frame.

1.3 EXPECTED RESULTS OF THE PRESENT WORK

As a result of the present research work a simulation module is expected to be developed, the implementation of which will provide some aids to develop the microprocessor softwares on the mainframe. The following are some of the most important aids for the above purpose.

- Execution of microprocessor programs in single stepping or upto certain predefined address etc.
- ii. Display or printout the contents of all the registers, memory locations, stack pointer and program counter etc. at every step or only at predefined breakpoints or from a certain address to any other addresses etc.
- iii. Setting the program counter with a specified address before starting execution of the program or after one or more segments of the

CHAPTER - II

COMMUNICATION WITH SIMULATION PROGRAM

2.1 INTRODUCTION

This Chapter focuses on the formulation and description of the communicating tools of the simulation program which we call as 'command'. The commands have been designed for loading, checking, executing, displaying, transfering and printing etc. of microprocessor program and to provide various other facilities during its development phase.

2.2 COMMANDS AND THEIR FORMATS

The commands designed to communicate with the simulation program can broadly be classified into two groups as given below:

a) The commands in the first group are utilized to set certain parameters that will be used during execution of microprocessor instructions. These parameters are contained in the command table of that specific command.

For example if we want to define the breakpoints of a microprocessor program, the addresses
for the breakpoints must be stored before execution. If more than one break point is to be defined
multiple addresses are to be stored. So the command table of the 'BREAKPOINT' command contains
the address parameters. The maximum size of command table depends on the maximum number of breakpoints that we would allow. After execution of each
microprocessor instruction the previously defined
breakpoints are compared with the address of the
next instruction and if found equal, breakpoint
condition is satisfied.

The command table configuration and type of parameters are dependent upon the command used.

The command parameters may be microprocessor address, instruction code and data.

b) The commands forming the second group are instantaneously utilized during their execution to set the microprocessor registers and memory contents. The command formats are shown in Table 2-1. The following syntex are followed for writing the commands:

- i) Words with capital letters indicate the command itself.
- ii) Items surrounded by "< >" are those to be specified by the user.
- iii) Items enclosed in brackets "[]" are optimal and can be omitted. If these items are omitted the simulation program will supply the default values or previously specified values wherever necessary.
- iv) Symbols other than those described above, e.g. commas, hyphens, equal signs etc. must be entered exactly at the positions as they are shown in the table.
 - v) Optional items indicated by " can be repeated as many times as desired within the maximum specified limit for that command.
 - vi) When two or more items appear between two vertical lines, this means that the desired function must be specified by indicating one of the items for input.

Table 2.1 Command format:

- a) Commands to set the parameters of the command table
 - 1. *#OPTIONS-{IN= | DSKT | DUT= {LPRINT, CONSOL}}
 - 2. *pIN-/port address) p { (data-1) p p (data-n) pss where n is not greater than 23
 - 3. *#STOP#AT# BREAKPOINTS-{\addr.-1\b.....\addr.-n\} #\$\$\$\$
 where n is not greater than 11.
 - 4. *#PRINT#AT#BREAKPOINTS-{\addr.-1\b.....\addr-n\} #\$\$\$\$

 where n is not greater than 11.
 - 5. *#DUMP#FROM#ADDR-{start-addr.} #TO# (end-addr.) #AT# {\addr.-1\\delta...\delta\dr.-n\} #\$\$\$\$
 where n is not greater than 9.
 - 6. *#ENTER#TO-{addr-1}#AT#{addr-2}{data-1}#...
 #{data-n}}b\$\$

 where n should not exceed microprocessor memory size.
 - 7. * PRINT SINGLESTEPPING\$
 - 8. *#PRINT#SINGLE#STEP#FROM \(\)address-1\)#TILL#(address-2\)

(Table 2.1 cont.)

- 9. *#MAX#INSTRUCTIONS-(max.instruction number)
- 10. *#SET# PC #AT-(address) #WITH# (address)
- b. Commands to set microprocessor registers and memory.
 - 11. *#ENTER#FROM-{address}#{\data-1}##\data-n} #\$\$

 where n should not exceed microprocessor memory size
 - 12. *#SET#PC-{address}
 - 13. *#SET#REGISTER- $\left\{A = \left\langle \text{data} \right\rangle \middle| \stackrel{\text{M}}{,} \middle| B = \left\langle \text{data} \right\rangle \middle| \stackrel{\text{M}}{,} \middle| C = \left\langle \text{data} \right\rangle \middle| C = \left\langle \text{data} \middle| C = \left\langle \text{data} \right\rangle \middle| C = \left\langle \text{data} \middle| C = \left\langle \text{da$
 - 14.* PDUMP-{address-1} PTop(address-2)
 - 15. *WEXEC\$
 - 16. * KEND\$

- vii) If one or more items enclosed in braces"{ }",
 at least one of the items must be specified.
- viii) A blank space is indicated by the symbol " | ".

2.3 DESCRIPTION OF THE COMMANDS

The first column of all the commands contain an asterisk(*) symbol .A hyphen(-) is used in the command to separate the command parameters and doller(\$) is used to end the command. The addresses mentioned in the command format consist of 2 bytes indicating the microprocessor memory address. The data and the port address consist of 1 byte. The detail description of the design and functions of the commands are discussed in the subsequent paragraphs.

2.3.1 INPUT/OUTPUT SIMULATION COMMAND

The 8085 microprocessor uses I/O mapped I/O method to transfer data between microprocessor and the external world. These operations are performed by using two-byte instruction known as IN and OUT. These I/O operations may be simulated through using secondary storage(diskette, disk, tape etc.), console, console key board and line printer etc. without changing any hardware configuration of existing IBM mainframe. In the simulation module the provision of I/O operations are provided by using diskette (DSKT) and and Console key board(KBRD) as input medium and line prin-

ter(LPRINT) and console(CONSOL) as output medium. The OPTION command is introduced for selecting of input and output media for data transfer between microprocessor and I/O ports.

As this command is related to I/O operations, so it may be omitted if the program does not involve any input-output data transfer. The format of the command that represents the input/output simulation is given below:

Command format:

2.3.2 INPUT- DATA TRANSFER COMMAND

The input to the microprocessor accumulator from an I/O port is accomplished by executing the 2-byte IN instruction. The second byte of the instruction is the port address from where the data are to be transferred. In the previous sub-section(2.3.1), the diskette and console have been selected as input media(ports) for the simulation module. The IN command is introduced in order to transfer the data from a specified port through diskette to the microprocessor accumulator whenever an IN instruction is executed for that port. Data through consolekyboard may be directly obtained by displaying the appropriate message

(shown in appendix-A) upon the console at the instant of execution of the instruction. The IN command must be used in conjunction with OPTION command if diskette is used for simulating the input ports. The first parameter in this command is the 1-byte port address and the others are the port data, each of which will be serially loaded to the accumulator during execution of each microprocessor IN instruction.

This command for a particular job may be more than one and its number depends on the number of port addresses used in the program. Therefore the number of IN command should be equal to number of input port address. The simulation program allows maximum of 16 ports for a particular job and port address should be in between 00(Hex) and FF(Hex). The maximum number of data in each port should not exceed 23. This number comes from the capacity of an eighty column record containing the command and port data. The command must be ended with two consequtive dollar (\$) sign. The command format is given below:

Command format:

*#IN-{Port address}#{(data-1) #.......... / data-n)}\$\$

2.3.3 BREAKPOINT SETTING FOR PROGRAM SEGMENT SIMULATION

To help in the debugging and diagnosis of programs for the microprocessor it is convenient to have the whole program in the form of several segments specially when dealing with complex programs. The confirmation of one segment will lead to debug the next one. This switching function from one program segment to another can be achieved through using breakpoints.

The command "STOP AT BREAKPOINTS" allows the user to execute the section of a program until one of the breakpoint conditions is meet. The execution of the program is then stopped and the control may be transferred to execute the next command statement.

The command "PRINT AT BREAKPOINTS" serves for observing the status of the microprocessor registers corresponding to the breakpoint addresses. It allows the user to obtain a printout if any one of the breakpoints is found.

This printout may be to show the contents of general purpose registers, accumulator, program counter, stack pointer, different flag bits, instruction code etc.

Typical breakpoint conditions are program counter address or microprocessor data references. Each address parameter consists of two bytes followed by a blank space. The maximum number of breakpoints allowed in each command should not exceed 11. This number comes from the capacity of an

an 80 column record containing the command and its parameters.

The command statement should be ended with four consequtive dollar symbol.

The commands using the breakpoints are as follows:

Command format:

Where n is not greater than 11

2.3.4 MEMORY DUMP

In some cases we need to dump the memory for locating the errors. The following two commands have been introduced to obtain the microprocessor memory dump for effective debugging of programs.

Command format:

The first command allows the user to get a storage dump from the start address to end-address when any one of the dump address is found. Each address consisting of 2 bytes is separated from the next one by a blank space. This command is also ended with four consequtive dollar symbol. A table of dump address is formed on execution of this command. Considering the space provided by an 80 column

record containing the command and its parameters, the maximum allowable number of dump addresses in each command may be upto 9.

The execution of the second command(shown above) produces a memory dump, the size which is specified in the command parameters.

2.3.5 PROGRAM LOADING

The following commands are designed to load the microprocessor program and the associated data to the mainframe memory.

Command format

*\structure Enter\structure To-\(\addr-1\) \structure AT\(\structure \left\) \left\{\addr-2\\\data-1\\structure \left\} \structure \left\{\data-1\\structure \left\} \structure \left\{\data-n\\right\} \structure \structure \left\{\data-n\right\} \structure \structure

Through execution of first command, the instruction codes and data are transferred to the command table. During the execution of microprocessor program, if the program counter attains the address-2 all the codes will be transferred from command table to the microprocessor designated mainframe memory starting at the address-1.

The execution of the second command transfers the program and data directly to the microprocessor designated mainframe memory starting at the address specified

in the command parameters.

In both commands, data consisting of 1 byte may be either instruction code or data. The maximum number of data allowed in the command should not exceeds microprocessor memory size. The codes and data must be ended with two consequtive dollar sign.

2.3.6 SINGLE STEP PRINTING

During program development phase, the user may require to examine the contents of the registers and memory locations, program counter, stack pointer and different flag bits etc. in every execution step of the instruction. Single step printing can provide these facilities. The following commands have the capability to provide the single-stepping facilities.

The first command allows the user to execute the program one instruction at a time and to give a printout for that when program counter attains address-1 and it will continue until address-2 is reached. Whereas the second command provides the single step printing as long as the program execution continues.

Command format:

*#PRINT#SINGLE#STEP#FROM ~address-1> #TILL# (address-2>

* BPRINT SINGLES STEPPING\$

2.3.7 EXIT FROM ENDLESS LOOP

In many cases the programer uses instruction—loop for repeatation of a particular set of calculations. Normally the loop is terminated after the range has been executed which may consist of one or any number of statements. But unfortunately if the control finds no condition to exit from the loop then the repeatation of cycles will be continued and never ends until it is intervened. The following command is designed to exit from such an endless loop.

Command format:

*#MAX#INSTRUCTIONS-(max.instruction number)

The maximum number of instructions is mentioned by the programmer that is roughly estimated.

A counter is maintained to count the execution steps and at the end of each step its contents is compared with the maximum number, the equality stops the execution of simulation program with an appropriate error message.

2.3.8 SETTING OF PROGRAM COUNTER

When the system is reset by enabling the RESET line of the 8085 microprocessor the program counter is automatically forced to set with the initial address 0000H. But occasionally a segment of the program starting from any other

address may be required to be simulated.

The first command sets the program counter during the simulation process with address-1 when address-2 will be the content of the program counter. This ecommand facilitate to make the program jump externally from one address to another predefined address.

The second command sets the program counter value to the specified address immediately when the command is encountered i.e. before the simulation starts. The commands are as follows:

Command format:

2.3.9 SETTING OF REGISTER CONTENTS

If user wants to set the registers with initial values he can do so by using the following command. In the simulation program the default value of all the registers have been set to zero. The general purpose registers B,C,D,E,H,L, and the accumulator (A) are included in the command. The register parameters are separated from one another by a blank space. Any number of registers may be set with initial values. Command format:

2.3.10 START AND END OF SIMULATION

After setting the initial conditions the microprocessor program execution may be initiated by using the

Command format:

*WEXEC\$

command. The execution starts from the memory address pointed by the contents of the simulated program counter and continues until breakpoint address is encountered. The control may then be directed to execute the next command set.

Cammand set consists of a number of commands ending with "EXEC".

The execution of the simulation programe is ended and the program control is returned to the mainframe super-visor only when the following command is given

*KEND\$

2.4 EXAMPLE OF COMMAND SET

- 1. * SET PC-20C2
- 2. * STOP AT BREAKPOINTS-20FF
- 3. * PRINT SINGLE STEPPING\$
- 4. * EXEC\$

Command set-1

- 5. * SET REGISTER-A=2D,B=54
- 6. * PDUMP-20C2 TD 20FF

Command set-2

7. * END\$

Command-1 : Set the program counter to 2002.

Command-2 : Store the breakpoint 20FF in its command table

Command-3 : Flag byte is set to indicate single step printing at the end of each instruction.

Command-4: Starts the execution of microprocessor instruction

Command-5 : Set the accumulator to 2D and register B to 54.

Command-6 : Dump the memory from the location 2002 to 20FF.

Command-7 : Stops simulation.

CHAPTER - III

MICROPROCESSOR MODEL ON MAINFRAME

3.1 ANALYSIS OF THE PROBLEM AND PROGRAMMING LANGUAGE SELECTION

The analysis of the problem is based on the capabilities of the mainframe and the requirements of the microprocessor to meet up all the necessities of simulation function.

In recent years there has been exceptional reliance on the capabilities of large-scale, high speed IBM Computer system. These systems have rapidly developed to the point where their speed, storage capacity and logical power can provide us a large extent of facilities of memory and registers.

In order for modeling of Intel 8085 microprocessor on the IBM-370-115, the mainframe requires to have all the 8085 architectures, such as control units, ALU, Memory, registers, flag bits etc. in the same manner as the microprocessor have. But the mainframe is not supposed to have all the hardware supports of the 8085 microprocessor because it is designed to function in its own methodology. For example IBM mainframe uses the registers, each one has the minimum length of 4 bytes (a Full Word), although half operation is possible, whereas the 8085 microprocessor has the register length of one byte.

Even more the important is the fact that though the Intel 8085 microprocessor is a byte oriented machine it includes some instructions that require bit manipulations such as STC, RAL, RAR, RLC, RRC and logical operation AND, OR and Exclusive-OR(all these instructions have been shown in Appendix - A). The solution of these problems are discussed in details in the subsequent sections of this Chapter.

As regarding the selection of the programming language for simulation purpose in light of the above problems it seems to be very difficult or almost impossible to solve these by using the available high level languages. But Assembly offer most suitable advantages for the simulation work. Because it is the symbolic representation of machine language and all kinds of manipulations are poss-

ible with the help of this language. As such considering all these aspects, IBM Assembly has been selected as the programming language for the development of simulation module of the Intel 8085 microprocessor system.

3.2 THE MICROPROCESSOR ARCHITECTURE AND ITS IMAGE ON THE MAINFRAME

Before going to the solution of the problem we should focus in brief on the Intel 8085 microprocessor architecture on the modeling point of view. The Figure 3-1 shows the functional block diagram of this microprocessor. The architecture of the microprocessor can be divided into three main sections:


- Register Section
- Arithmetic and Logic Unit(ALU)
- 3. Control unit.

3.2.1 REGISTER STRUCTURES AND THEIR IMAGES

The 8085 microprocessor uses both 8-bit and 16-bit registers. It has eight addressable 8-bit registers. Six of these can be used as 8-bit registers or 16 bit register pairs. In addition, the 8085 contains two more 16-bit registers. The 8085's registers are as follows:

i) The accumulator(A) is an 8-bit register and has its usual meaning. Most arithmetic and Logic operations are performed using the accumulator. All

Figure 3.1 8085 Microprocessor Functional Block Diagram



I/O data transfers between the 8085 and the I/O devices are performed via the accumulator. Also there are a number of instructions that move data between accumulator and memory. The accumulator is simulated on the mainframe by allocating 1 byte of the mainframe momory and its location is addressed by MFA(Microprocessor Accumulator on Mainframe).

ii) The General purpose registers B,C,D,E,H and L are each 8-bit long and may be used as six 8-bit or as three 16-bit registers depending on the instruction being executed. Each of these 8-bit registers can be incremented or decremented by a single instruction. There are a number of instructions which combine two of these 8-bit registers to form 16-bit register pairs as follows:

A and PSW

B and C

D and E

H and L

high-order low-order byte byte

The 16-bit register pair obtained by combining the accumulator and the program status word (PSW) is used only for stack operations. Ari-

thmetic operations use B and C, or D and E or H and L as 16-bit data registers.

The HL register pair(called a data pointer by Intel 8085) can be used for address pointing. This is the implied or register indirect addressing mode. There are a number of instructions, such as Mov reg, M and Mov M, reg, which move data between any register and memory location addressed by HL. A few instructions use the BC and DE register pairs as address pointers but normally they are used as general purpose data registers.

The simulations of the general purpose registers may be accomplished in the same manner as that of accumulator by allocating 1 byte of mainframe memory for each of this 8-bit registers. The simulated general purpose registers designmented as follows:

Microprocessor	Mainframe	
В	MFB	
C	MFC	
D	MFD	
E	MFE	
Н	MFH	
L	MFL	

(iii) The Program Status Word (PSW) consists of five flags. These flags are used by conditional jump, call and return from subroutine instructions. The figure 3-2 represents these five flags.




Fig. 3-2 8085 flags.

The carry flag(CY) is set or reset by arithmetic operations. Its status is then may be tested by program instructions if required. In subtraction the CY flag acts as a "borrow"flag, indicating the minuend is less than the subtrahend if the flag is set.

The zero flag(Z) is set if the result of certain instructions is zero. The zero flag is cleared if the result is not zero.

The sign flag (5) is set to the condition of the most significant bit of the accumulator following the execution of arthmetic

or logical instructions. These instructions use the MSB of data to represent the sign of the number contained in the accumulator. A set sign flag represents a negative number. Whereas a reset flag means a positive number.

The auxiliary carry flag(AC) indicating carryout of the bit 3 of the accumulator. This flag is commonly used in BCD (binary-coded-decimal) arithmetic.

The parity flag(P) tests for the number of 1s in the accumulator. If the accumulator tor holds an even number of 1s, it is said that even parity exists and the parity flag is set to 1. However, if the accumulator holds an odd number of 1s (called odd parity), the parity flag on the 8085 is reset to 0.

Dealing with each flag bit in simulating the PSW would require a number of mainframe instructions, the using of which are cumbersome and time consuming. But only two instructions require PSW register for:

> Storing the flag bits on the stack in one byte(PUSH PSW).

ii) retreiving the PSW and set the flag bits according to the contents of the PSW (POP PSW).

All other instructions handle each of the flag bits independently. Therefore, for ease of manipulation, each flag bit of the PSW is represented by 1 byte of mainframe memory. They are designated as follows:

Microprocessor	Mainframe	
CY	MFCY	
Z	MFZ	
S	MFS	
AC	MFAC	
р	MFP	

One byte of the mainframe memory is also reserved to represent the PSW of the microprocessor and designated as MFPSW.

iv) The Stack Pointer (SP) is 16 bits long. All stack operations with the 8085 use 16-bit register pairs. The stack pointer contains the address of the last data byte written into the stack. It is decremented by 2 each time 2 bytes of data are written or pushed onto the stack and is incremented by 2 each time 2 bytes of data are read from or pulled off the stack, that is, the top of the

stack has the lowest address in the stack that grows downward. It occupies two bytes on the mainframe memory(MFSP).

Programe Counter (PC): The program counter
Contains the address of the instruction or
operational (OP) Code. The program counter
usually points to the next instruction location, that is, it normally contains the
oddress of the next instruction to be executed. On the mainframe memory the two bytes
are reserved for the program counter and
address as MFPC.

3. 2. 2 ARITHMETIC LOGIC UNIT AND ITS IMAGE:

The ALU performs all the data manipulations, such as arithmetic and logic operations, inside the microprocessor. The size of ALU conforms to the word length of the microprocessor. This means that an 8-bit microprocessor will have a 8-bit ALU. Typically, the ALU performs the following functions:

- 1) Binary addition and logic operations
- 2) Finding 1's complement of data
- 3) Shifting or rotating the contents of the accumulator 1-bit to the left or right through carry.

The arithmetic and logic instructions of IBM-370/115 simulate the functions of the ALU of the 8085 microprocessor.

3. 2. 3. CONTROL UNIT AND ITS IMAGE:

The main purpose of this microprocessor section is to read and decode instructions from the program memory. In order to execute an instruction, the control unit steps through the appropriate blocks of the ALU based on the opcodes contained in the instruction register. The opcodes define the operations to be performed by the control unit in order to execute an instruction. The control unit interprets the contents of the instruction register and then responds to the instruction by generating a sequence of enable signals. These signals activate the appropriate ALU logic block to perform the required operation.

In general, the control section fetches and decodes instruction from memory and generates all the necessary control signals for the registers and ALU in order to execute them.

The instruction fetching and decoding functions of the control unit can be simulated by a control program on the mainframe. The main functions of the control program are:

to fetch an instruction from the memory location addressed by the simulated microprocessor program counter (MFPC).

- ii) to decode the opcode and calculate the address of the program section which will perform the functions of the specified instruction.
- iii) to update the MFPC with the next instruction location of the mainframe.
 - iv) to execute the required instruction.

The development of the control program is discussed in detail in the Chapter-4.

3.2.4 INTEL 8085 MEMORY AND ITS IMAGE:

Program steps(instructions) and data must be stored in the memory and recalled at the appropriate time in order for the computer to perform its function. Intel 8085 is 8-bit microprocessor, that is, it uses 8-bit word. It has the 16-bit address bus. This provides a maximum of 2¹⁶=65,3536 memory.

64 Kilo bytes of mainframe memory is reserved to represent microprocessor memory. The starting address is designated as MICROMEM.

3.3 SUMMARY

The 8085 microprocessor image on the mainframe as discussed above may be summarized in the following Figure 3-3.




Fig. 3-3 8085 Registers and memory picture on mainframe.

CHAPTER -IV

DEVELOPMENT OF SIMULATION PROGRAM

4.1 INTRODUCTION

The technique and procedure adopted in the development of simulation program have been described in this chapter.

The simulation program may be grouped into the following four primary sections:

- 1. Command processor
- 2. Control program
- 3. Debugger
- 4. Error handler

The combination of these program units represents the simulation program of the Intel 8085 microprocessor system on IBM-370/115 mainframe. The transition of program control

among the different program units is presented in the state diagram of Figure 4.1.




Fig. 4-1 State diagram showing the transition among the program units of the simulator

The explanation of the above state diagram is summarized below: In order to start the execution of simulation module the program control is first received by the command processor. The commands mentinoned by the user in the command set are processed in sequential order until an "EXEC". This Command transfers the program control to the control program where each of the microprocessor instructions is processed. On receiving the control from the command processor, the control program starts fetching, decoding, and executing the microprocessor instruction and at the end of each instruction the control is directed to the Debugger. In the debugger unit, the command parameters stored in the command tables are utilized accordingly.

After debugging is over the control is transferred to the control program to process the next instruction if no breakpoint condition is met. When the breakpoint condition is encountered the program control is directed to the command processor to process the next command set. If it is an "END" command, the execution of simulation program is stopped and the control passes over to the mainframe supervisor.

If an error occurs in any of the program

units, the control is directed to the error handler to end the simulation program with an appropriate error message for the user.

4.2 COMMAND PROCESSOR

The command processor program processes the commands designed in the simulation program. This unit may be divided into two sections as follows:

- i. Command recognizer
- ii. Command validity checker & executor

4.2.1 COMMAND RECOGNIZER

The command recognizer uses a special method for identification of a command. It first counts the number of characters in a command until command separator(-) or command terminator (\$) is reached, which is used to point the address of the command validity checker. The command address table (CMNADTAB) in the program consists of the addresses of all the sections of the command validity checkers. The number of command characters counted must remain in between 0 and 20 otherwise the control passes over to the error handler.

The counting of command characters does not authenticate the validity of the command. Therefore the validity of the individual command is checked in the corresponding command validity checker. An invalid command causes to branch to the error handler.

4.2.2 COMMAND VALIDITY CHECKER & EXECUTOR

It executes the valid command identified by the command recognizer. All these commands have been described in chapter-2. The execution of commands 1 to 10 (table 2.1) sets the command table with othe corresponding command parameters. The parameters of the command table are utilized during the processing of the debugger unit. On the otherhand the execution of the rest of the commands immediately sets the registers and memory of the microprocessor.

At the end of each command execution, the program control jumps to the command recognizer. Except is the case of the commands EXEC and END. The EXEC command transfers the control to the control program for executing the microprocessor instruction whereas "END" stops the execution of simulation program. The flowchart of the programs to execute each of these commands are shown in Appendix-B from Fig.B-1 to B-16.

4.3 CONTROL PROGRAM

The control unit of the microprocessor is simulated by the control program. The Control program fetches, decodes and executes a microprocessor instruction and also updates the program counter. The functions of the control program is summarized in the Fig. 4.3




Fig. 4.2 Control program showing its different functions.

Upon receiving the control from the command processor the control unit starts to fetch the microprocessor instruction from the microprocessor designated mainframe memory location addressed by the program counter (MFPC). The instruction is fetched from the memory address, computed by adding the contents of the program counter (MFPC) to the address of the MICROMEM (starting address of the microprocessor designated on the mainframe memory). The program counter is updated through incrementing its contents before executing each microprocessor instruction.

The instruction sets of the 8085 microprocessor are given in the Appendix-C. The 8-bit machine language opcode is in between 00H to FFH excluding 08H, 10H, 18H, 28H, 38H, C8H, DDH, EDH and FDH. We utilize the advantages of sequential order of the opcode. In order to perform the decoding function, an instruction address table is established using A-type address constant. This table contains the address of the program segment of all the instructions, each one is 4 bytes long in order to satisfy full-ward (32-bit) boundary condition. We might think of the table as consisting of a series of full-ward addresses, the address of each of which is 4 higher than that of its predecessor. The starting address of the table is designated by ADNOP. The figure 4.4 represents an example of such a table.




Fig. 4-3 Address table of the instruction program segment.

The decoding of an instruction is accomplished through multiplying the opcode value by 4 and result is added to the address of ADNOP (initial address of the above table) in order to obtain the addresses of the program segment of the corresponding instruction from the table. Having the address located in the address table the control jumps to execute the corresponding program segment.

The execution function of the control program is simulated by executing a program segment. When an instruction (program segment) is executed the control passes over to the Debugger unit. The flow diagram of all the program segments representing the execution of instructions of the 8085 mic-roprocessor are shown in the Appendix-B from Figure 8-18 to 8-88.

4.4 DEBUGGER

The name implies the function of the section. This unit is intended to help the user in debugging and diagnosis of the microprocessor program. It may be recalled that the commands furnished in the table 2.1 are categorized in the two groups. At this point we are concerned with the parameter values set by the command of the first group. Comparing the MFPC contents with appropriate address parameter (flag) of the command used in the command set, the debbuger may perform different functions. A parameter value from a command table is checked by the debugger only if a command

was used to set any of the Parameter values by that command.

This is accomplished by checking a flag status for each command, which is set if that command was executed. The command table parameters are actually utilized in this program section where the debugger can provide the print—out of the microprocessor register contents using single stepping or breakpoints and memory dump. The loading, trans—ferring, checking, executing and displaying etc. of program can also be accomplished according to the commands mentioned by the user. The Figure B-17 (Appendix-B) shows a flowchart representing the program section of the debugger unit. This unit transfers the control to the control program if no breakpoint condition is met. If breakpoint is found the control passes over to the command processor to process the next command set.

4.5 ERROR HANDLER

The error handler deals with the various sorts of errors. As discussed earlier(section 4.1) if an error occurs in any program unit the control jumps to error handler. It is important to notice that the error handler stops the simulation program and returns the control to the mainframe supervisor. According to the number of program units, the program segments representing the error handler may be classified into two categories as follows:

- i. Command processor error routine
- ii. Control program error routine

The errors and the messages are shown in the simulation program in Appendix-A.

CHAPTER - V SIMULATION PROGRAM TEST RUN

The simulation function of the developed program has has been tested by simulating an 8085 microprocessor program on the IBM-370/115 mainframe with different command sets. The test problem has been designed so as to include all the possible instruction groups. The program of this problem controls the hardware circuit connected to the ports of the microcomputer depending on the data from input ports. The exact definition of the problem is given below:

5.1 TEST PROBLEM

The LEDS connected to bit 0 of port 0 and port 1 dedepend on the input conditions set by switches on bit 1 of

port 0 and port 1, as shown in Figure 5.1. The I/O conditions are as follows:

1. If the input to bit 1 of port 0 is HIGH and input to bit 1 of port 1 in LOW, then the LED connected to port 0 will be on and the LED connected to port 1 will be off.




Fig. 5.1 Circuit diagram of the test program.

- 2. If the input to bit 1 of port 0 is LOW and that of port 1 is HIGH, then the LED of port 0 will be off and that of port 1 will be on.
- 3. If the bit 1 inputs of both ports 0 and 1 are the same (either both HIGH or both LOW) then LEDS of ports 0 and 1 will be on:
 - (a) Flowchart the problem
 - (b) Convert the flowchart to an 8085 program and execute it.

5.2 PROGRAM FLOWCHART AND LISTING

A port when used for input operation all the bits are set up as input. The same port when used for output operation all the bits are configured as output. The flow-charts of the test program are shown in Fig. 5.2.




Fig. 5.2 Flowchart for test program




Fig. 5.2 Cont.

The flowchart can be translated into an 8085 program, the listing of which is presented below:

- ASSM 2000

2020	0500	0010	MVI B, 0
2002	ØEØ2	2020	MVI C, 2 IN 0 ANI 2
2004	DBZZ	0030	IN Ø
2005	E622	2:21421	ANI 2
2008	1F	0050	REGCK RAR
2009	DEWDEW	2252	REGCK RAR JNC PRTCK
2220	12:4	0070	INR B
	ØD	6280	PRTCK DCR C
	C20820		JNZ REBOK
2011	ØEØ2	2102	MVI C, 2
2013	DPØ1 E602	0110	JN 1
2215	IE02	2111	ANI 2
2017	1F	0120	ZERCK RAR
2718	D21020	0125	JNC CARCK
EDIE	05 CD	0127	DOR B CARCK DOR C
201D	C21720	@140	JNZ ZERCK
2020	78	V:50	MOV A, B
2021	CEZØ	0160	ADI Ø
2023	CA3220	0170	JZ EDUCK
2026	FAZBED	Z18Z	JM MINCK MVI A, 1 DUT 2 MVI A, 0
2029	3E01	0190	MVI A, 1
2023	DBCC	区区区区	DUT 2
202D	SEGG	DEID	MVI A, Ø
CAICL	11 2 K	ゼニニン	UU: 1
2031	76	DEED	HLT
2232	JEV:		EGUEY MY: A::
2234	D322		DUT &
2235	D301	2.5.57	DUT 1
	76	©270	1 11 1
2033	3563	Ø280	MINCK MVI A, 0
2233	D320 3 50 1	225 2	DUT Ø MVI A, 1
203F	DZØ1	Ø31:0	GUT 1
2041	7E	0320	HLT

5.3 TEST RESULTS

The test results are obtained by simulating the 8085 program using Diskette as input port and line printer as output port. The selection of commands and command sets are so as to exhibit the necessary simulation results of the different conditions assigned in the test problem. Each of the command sets are shown along with the corresponding output results. Since the problem consists of three conditions, we obtain three individual sets of output results each of which is separately discussed as follows:

- Case-1 Table 5.1 shows the output results when the input to bit 1 of port 00 is HIGH(F2 HEX) and input to bit 1 of port 1 LOW(CO HEX). The commands necessary to load the program and data for the above conditions and for the simulation purpose are shown in the command set. The output results show that the data transferring from accumulator to the output port 0 is 01 (turning on the LED) and that of the output port 1 is 00(turning off the LED). This satisfies the output conditions to be set for the given input conditions and verifies the correctness of the program segment to perform the function.
- Case-2 The results of second case are shown in the Table

 5.2. The problem condition is just opposite to the

 case-1. The data transferring from accumulator to the

output ports show the desired results.

Case-3 Table 5.3 shows the output results when the input to bit 1 of both port is either HIGH or LOW. The bit 1 of both ports should be such as to turn on the LEDS connected to both ports.

The test results of Table 5.3 reveal the expected outputs and proves that the program segment is error free.

Observing the input data of the two ports and the test results of the above three cases we can conclude that we have obtained the simulated output which were exactly expected.

5.5 ERROR TESTS

Case-1 As we have discussed earlier(Chapter-4), error handler routines have been developed in the simulation
program to trap the illegal conditions. On detection
of an error in the program the error handler stops
the simulation program with appropriate error message for the user. To show the function of the error
handler an intentional error is introduced by punching (OF)H in place of(OD)H at memory location 200A
in the test program, which is indicated in the result
table (5.4). This error is traped by the error handler.

```
5.1 Test Results of Case-1
* CFTICAS-IN=USKT.CUT=LFHIAT
* 11-CC F2 11
. IN-C1 CO 11
. SET FC-2000
* ENTER FRCM-2000 06 00 0E 02 DB 00 EG 02 1F D2 CD 20 04 CD C2 CB 20 0E 02 DE 01 E6 02 1F D2 1C 20 05 0D C2 17 30 78 C6 00 C4 32 20 F4 35 20 3E 01 D3 00 3E 00 D3
21 76 38 01 C3 00 D3 01 76 3E 1C D3 00 3E 01 D3 01 76 55
* FFINT SINGLE STEP FROM-2000 TILL 2020
4 SICF AT FREAKFUINTS-202F 1118
. FFINT AT BEEAKPOINTS-2021 2029 2720 $$#$
. ENECT
     PC=2000-96 00 0E 02 DB 00 E6 92
                                             A= CO B= OC C=00 D= CO E= 00 H= 00 L= 00
                           EE 02 1F 02
                                             V= CO B= 00 C=05 C=CO E=CJ
     FC=2002-0E 02 08 00
                                             A=F2
     FC=2004-DB 00
                     E6 12
                                             A=C2 R=CC C=U2 D=CC E=GR
                     1F D2 UD
     FC=20:6-E6 (2
     FC=2008-1F C2
                        20
                                              A = C 1
                                                  B=30 C=02 D=00 E=00
                                             A=CI
                                                                         H=00
     FC=2009-02 UD
                     20 04 00
                               CS 36 53
                                              A = C 1
                                                   D=00 C=01
                                                              D=30 E=01
                                                                         H=DD
     50 00-000 CZ
                     08
                        20
                           DE
                                                   0=00 C=01 C=00 E=00 H=00
     FC=200E-C2
                 08
                     20
                        3E 05
                               CB OI F.E
                                              A = f 1
     FC=20 18-1F D2
                     00 20
                                                  B=00 C=01
                                                              D=C0 E=00 H=00
     FC=2009-D2 0D
                     20 04 00
                                             A= C0 B= CC C= 11
                     65 08
                                                        C=01
                                                              D=00 E=00
                                                                         H=00
     FC=200C-04 00
                           50 OE 05 DB
                                              A = [0
                                                   U = 0 1
                                                                         H=00
                                                              D=00 E=00
     DC=500D-0C
                 CS
                     08 50
                           DE
                               05 DB 91
                                             A= CO R=01
                                                        C=20
                           05
                               DB 01 E6
                                              A= CO B=01 C=00
                                                              D=00 E=00 H=00
     FC=200E-C2 08
                                                                         H=00
      FC=2011-0E 02
                     CE 31
                                  IF DE
                                              A= CO B= C1
                                                        C=02
                                                              C=C0 E=01
                                                              D=00 E=00
                                                                         H=UO
     PC=2013-DE 01
                           15
                                             A=CO
                                                   3=01
                                                        C=03
                     E0 05
                               CS 1C 50
                                                              D=00 E=00 H=00
                                              4= CO B=01
     FC=2015-E6 02
                        DZ
                           10
                               20 05
                                                        C=05
```

5=7 Z=0 AC=0 P=0 CY=1 SP= C000-80 94 Z=0 AC=0 P=0 CY=U 5=0 SP=CC00-80 54 5=0 Z=O AC=O CY=0 B=00 C=02 D=00 E=0) H=00 L=00 CY=U SP=CUOC-BC 94 5=0 Z=0 #C=1 P=0 P=0 SP=(000-80 5=0 Z=0 #C=1 CY=U B=00 C=02 C=03 E=00 H=00 L=00 SP=CDCC-80 P=0 CY=0 5=0 Z=0 AC=1 SP=(CCC-8C 94 DA 91 Z=0 AC=0 P=0 CY=0 5=0 1 = 00 SF= C00C-80 DA 91 5=0 Z=0 AC=0 P=0 CY=C SP = C00C-80 5=0 Z=0 AC=0 P=0 CY=1 D=00 E=00 H=00 L=00 SP= (CCC-BC 94 DA 91 5=0 Z=0 AC=D P=0 CY = 1 L=00 P=0 5=0 Z=0 AC=D CY=1 L=00 SP= (CC0-80 94 DA 91 L=CO 5=0 Z=1 AC=O P=0 CY=1 5=7 SP=0000-80 P=0 L=00 Z=1 AC=O CY = 1 SP=CCCC-BC S4 DA 5=1 7=1 1C=0 P=n CY=1 L=C P=0 CY=1 SP= (COC-80 94 DA 51 L=00 5=0 Z = 1 AC=O SP= C00C-80 94 DA 2=1 AC= P=0 CY = 0 L = 00 5=9 2=1 SP = (CC (-80 94 P=n CY=" PC=2017-1F 1C 20 05 OD (2 17 4=00 H=01 C=02 D=00 E=00 H=00 L=C' AC= I CS SP=0000-80 94 DA A=00 U=01 C=02 D=00 E=00 H=00 5=0 Z = 1 AC= I P=0 CY=0 L = 00 FC=2018-D2 1C 20 05 20 5=0 SP=(CCC-80 94 DA 2=0 AT = O P=0 CY=0 FC=201C-0C C2 C=01 D=00 E=00 H=00 L = 00 17 20 78 C6 99 CA A = CO B = () 1 SP = C000-80 94 D=CC E=00 5=0 Z = 0 AC=U P=C CY=U A= [7 B=01 C=01 H=00 FC=2010-C2 17 00 94 DA SP = COCC-80 5=1 Z=0 AC=O P=0 CY=0 FC=2017-1F D2 1 C= B C 3 = A D=(0 E=(0 H=00 1.=00 10 20 00 SP=COOC-EC 5=2 Z=0 AC=() PEO CYEO C=01 D=00 E=0 H=00 PC=2018-D2 1C 20 05 00 C2 17 20 A=(3 B=61 SP= (000-80 94 DA 91 L=00 Z=1 AC=0 P=0 CY=0 PC=201C-0D C2 17 20 78 C6 00 CA FC=201D-C2 17 20 78 C6 00 CA 32 FC=2020-78 C6 00 CA 32 20 FA 39 17 5=0 A=CO H=01 C=00 D=00 E=00 H=00 SP= COCC-80 94 DA 91 5=0 Z=1 AC=0 A=C0 B=C1 C=00 D=C0 E=00 H=00 L=00 A=C1 B=01 C=00 D=C0 E=00 H=00 L=00 P=0 CY=) 54 DA 51 5=0 Z=1 #C=0 P=0 CY=7 SP= (COC-80 CG 00 CA 22 20 FA 39 2C 80 94 DA 91 04 CC 2A 47 DC=5051 51=3101

4=C1 B=C1 C=C0 D=U0 E=00 H=07 L=03 REGISTERS 2 =0 CY=C Z=C AC=C FLAGS 5=(

3E 01 03 00 3E 00 03 71 L.C=5150 SP = 0000 A = C 1 B=C1 C=CC D=00 E=00 H=CC L=00 REGISTERS P=1: CY=0 5= (Z = C AC = C EDES ACCUMULATOR CONTENT OLIPUTTING FOR PORT () IS CL-

3E 00 C3 C1 76 3E 01 D3 SP = OU OJ A = CU E=C1 C=C3 (=0) E=C0 H=OC REGISTERS 5=0 AC = C P=II CY=C Turns LED off BOBS ACCUMULATOR CONTENT DUTPUTTING FUF PORT UT IS CO-

```
* CFIICNS-IN=DSKT . OUT=LPRINT
. I1-CO FO 11
. 11-01 05 11
* SET F(-2700
* FFINT SINGLE STEP FROM-2000 TILL 2020
. SICE IT EREAKECINTS-203F 1115
1 PEINT AT BREAKPOINTS-2021 2029 2120 1511
* EXECS
      PC=2000-06 30 DE 12 DE 00 E6 32
                                                A=00 B=00 C=00 D=00 E=00 H=00 L=00
                                                                                             5=0
                                                                                                   Z=0 AC=
                                                                                                               P=0 CY=
                                                                                                                              SP= (COC-80 94 DA 5
      FC=2002-0E 02 CE JO EC 02 IF DE
                                                A= CO H= OC C= 02 C= CO E= CO H= OO L= CC
                                                                                                   Z=0 AC=0
                                                                                             5=0
                                                                                                               P=0 CY=0
                                                                                                                              SP= (CCC-8C 54 DA 51
      FC=2004-EC 90 EG 92 1F 02 00 20
                                                A=F0 B=00 C=02 D=00 E=00 H=00 L=0
                                                                                             5=1
                                                                                                   Z=0 AC=11
                                                                                                               P=0 CY=1
                                                                                                                              SF= (CCC-80 94 DA 91
      FC=2006-EE 12 IF 02 10 20 04 10
                                               A=CO D=CO C=O2 C=CC E=C) H=OU L=CO
A=CO D=CO C=CO E=C) H=OO L=CO
                                                                                             S=0
                                                                                                   Z=1 AC=1
                                                                                                               P=U CY=
                                                                                                                              SP= COU .- 85 54 DA 51
      PC=20 18-1F C2 00 23 14 GD C2 1E
                                                                                             5=0
                                                                                                                              SP=CCCC-90 94 DA 51
                                                                                                   Z=1 AC=1
                                                                                                               P=C CY=C
     FC=20 39-DZ 00 20 04 30 CZ 08 20
                                                A=C0 B=00 C=32 D=00 E=01 H=00 L=03
                                                                                             5=0
                                                                                                   Z=1 &C=1
                                                                                                               P=C CY=
                                                                                                                              SF= (COC-90 94 DA 91
     FC=203D=0C C2 09 20 15 32 DB 11 FC=211E=C2 8 21 1E 22 DB 21 16
                                                4=00 H=00 C=01 C=00 E=01 H=00 L=00
                                                                                             S=0
                                                                                                   Z=0 AC=1
                                                                                                               P=0 CY= .
                                                                                                                              SP=CCCC-80 54 DA 51
                                                4= [7
                                                     0=10 C=01 D=00 E=00 H=00 L=0)
                                                                                             5=0
                                                                                                   Z=0 AC=0
                                                                                                               P=0 CY=0
                                                                                                                              SF=((((-90 54 DA 51
      FC=2008-1F D2 00 20 14 00 C2 1E
                                                4=00 H=7( C=01 D=00 E=07 H=03 L=01
                                                                                             5=0
                                                                                                   Z=0 AC=0
                                                                                                               F=0 CY=1
     FC=2019-02 00 21 14 10 C2 08 20
FC=2010-0C C2 18 20 1E 02 E 11
FC=200E-C2 08 20 0E 02 C8 01 16
                                                                                                                              SP=(CCC-80 54 DA 51
                                                4=00 H=00 C=01 D=00 E=00 H=00 L=03
                                                                                             5=0
                                                                                                   Z=0 AC=0
                                                                                                                              SP=((CL-80 94 DA 91
SP=((CC-80 94 DA 91
                                                                                                               P=0 CY=1
                                                A= (1 B= 0 C=0 C=0 E=0 H=0 L=0
                                                                                             5=0
                                                                                                   Z=1 AC=0
                                                                                                               P=0 CY=3
     FC=200E-C2 OR 20 DE 02 E9 01 06
FC=2011-7E 02 DU 01 02 U2 1F 02
FC=2013-DU 01 E6 02 1F C2 1C 10
                                                4=01 B=00 C=00 C=00 E=00 F=00 L=00
                                                                                             5=0
                                                                                                   Z=1 4C=0
                                                                                                               P=0 CY=1
                                                                                                                              SF=CC00-80 94 DA SI
                                                A=C0 D=C0 C=32 D=C0 E=01 H=30 L=C1
                                                                                             5=0
                                                                                                   Z=1 AC=0
                                                                                                               P=0 CY=1
                                                                                                                              SP= (( C(-82 94 DA 51
                                                A=C2 B=00 C=72 D=C0 E=C) H=00 L=C)
                                                                                             5=1
                                                                                                   Z=1 AC=9
                                                                                                                              SP=(COC-80 94 DA 91
                                                                                                               F=0 CY=0
     FC=2015-E6 02 IF 02 IC 20 05 20 FC=2017-1F E2 IC 20 05 30 C2 17
                                                A=(2 H=00 C=32 D=00 E=03 H=00 L=03
                                                                                             5=0
                                                                                                   Z=0 #C=1
                                                                                                              P=0 CY=0
                                                                                                                              SP=((00-80 54 DA 91
                                               A=C1 B=2C C=22 C=C0 E=C) H=00 L=02
A=C1 B=2C C=22 C=20 E=0) H=02 L=22
                                                                                             5=0
                                                                                                   Z=0 AC=1
                                                                                                              P=0 CY=0
                                                                                                                              SP= CCCC-PC 94 DA 51
     FC=2018-02 1C 20
                            10 CS 17 20
                                                                                             S=)
                                                                                                   Z=0 &C=1
                                                                                                              P=0 CY=0
                                                                                                                              SP=C00C-80 94 DA 51
     FC=201C-0C C2 17 20 78 C6 OF CA
                                                A=C1 8=00 C=01 D=00 E=01 H=00 L=00
                                                                                             5=0
                                                                                                   Z=O AC=D
                                                                                                              P=0 CY=0
                                                                                                                              SP=(CCC-80 94 DA 51
SP=(CCC-80 94 DA 51
     FC=2010-C2 17 20 78 CF 00 CA 32
                                                A=(1 B=00 C=01 D=00 E=C' H=00 L=C'
                                                                                             5=0
                                                                                                   Z=0 AC=0
                                                                                                              F=0 CY=7
      FC = 2017-1F C2 1C 27 15 70 C2 17
                                               A=C7
                                                     8=96 C=01 C=00 E=00 H=10 L=01
                                                                                             S=0
                                                                                                   Z=0 #C=0
                                                                                                              P=0 CY=1
                                                                                                                              SF=CCCC-BC 94 DA 91
     PC=2018-D2 1C 20 05 00 C2 17 20
                                                4=00 8=00 C=01 C=00 E=07
                                                                            H=00 L=00
                                                                                             5=0
                                                                                                   Z=0 AC=0
                                                                                                              P=0 CY=1
                                                                                                                              SP= CCOC-80 94 DA SI
     FC=201E-05 0D C2 17 20 78 CE 0C
                                                4=00 U=FF C=01 C=00 E=00 H=00 L=00
                                                                                             S=1
                                                                                                   Z=0 AC=1
                                                                                                              F= 1 CY=1
                                                                                                                              SP=(CCC-80 94 DA 91
     FC=231C-00 C2 17 20 78 C6 00 CA
                                               A= CO B=FF C=00 D=00 E=00 H=00 L=C
                                                                                             5=1
                                                                                                   Z=1 4C=0
                                                                                                              P= 1 CY=1
                                                                                                                              SP = (CCC-80 94 DA 91
     FC=2110-C2 17 20 78 C6 00 C4 32
                                               A=CO B=FF C=00 D=CO E=CO H=00 L=00
                                                                                             5=0
                                                                                                   Z=1 4C=0
                                                                                                              P= 1 CY= 1
                                                                                                                             SP=CCCC-80 94 DA 91
     FC = 2120-78 C6 00 CA 32 20 FA 35
                                               A=FF N=FF C=C0 C=C0 E=C0 H=00 L=0)
                                                                                             S=0
                                                                                                   Z=1 #C=C P=1 CY=1
                                                                                                                              SP=CCCG-EC SA DA SI
                                  PC=2721
5P=0107
                                               C6 00 CA 22 2) FA 25 2C E0 54 DA 51 04 CO 2A 47
                                  REGISTERS A=FF B=FF C=CC D=00 E=CO H=01 L=00
                                               S=1 Z=C AC=C
                                  FL AGS
                                                                    F=1 CY=0
                                  110=2127
                                               3E C7 D3 00 3E C1 D3 01
8) 94 C4 91 04 C0 2A 47
                                  50 =0 1CU
                                              A=C1 B=FF C=CC D=00 E=01 H=0 L=00
S=1 2=C AC=C F=1 CY=C
                                  FEGISTERS
                                  1 LAGS
     ECES ACCUMULATER CENTENT DUTPUTTING FUE PORT DO IS CO -
                                                                                              . Turns LED off
                                               3E 01 C3 01 76 11 81 60 80 94 CA 91 04 CO 2A 47
                                  5P=01100
                                              A=C1 B=FF C=C0 D=00 E=C0 H=00 L=00
S=1 Z=C AC=C P=1 CY=0
                                  REGISTERS
     EGES ACCUMULATER CONTENT UNIPUTTING FOR PORT OF IS CI-
                                                                                              Turno LED on
```

STITEREAKECINT OCCURED AT-213F1511

```
# CFTICAS-IN=DSKT, CUT=LPFINT
```

- * [1-CO 22 11
- * I +- C1 C2 11
- . SET FC-2000
- . PEINT SINGLE STEP FROM-2000 TILL 2720
- * STCF AT EFEAKFCINTS-2036 1155
- * PRINT AT EREAKPEINTS-2021 2022 FRIS

F AGS S=6 Z=1 AC=0

EOES ACCUMULATOR CONTENT DUTPUTTING FOR PORT OF IS CIL

. EPECI

0

```
SP= CCCC-8C 94 DA
                                         A=C1 B=0C C=00 D=C0 E=00 H=00 L=00
                                                                                           Z=0 AC=0
                                                                                                      P= 1 CY=U
FC=2000-06 00 0E 02 DB 00 E6 02 IF 02
                                                                                                                     SP=C000-80 94 DA 51
                                                                                           Z=O AC=U
                                              B=00 C=02 D=00 E=00 H=00 L=00
                                                                                                                     SP=CCOC-80 94 DA 51
                                                                                                       P=1 CY=0
                                         V= 55 B=00 C=05 C=00 E=00 H=00 F=00
                                                                                           Z=0 4C=C
FC=2004-DB 00 E6 02
                                                                                                                     SP=CCCC-80 94 DA 91
                                                                                                       P=0 CY=1
                                                                                     5=0
                                                                                           Z=0 AC=1
PC=2006-E6 02 IF 02 00 20 04 10 FC=2008-IF C2 00 20 04 00 C2 18
                                         A=C2 B=00 C=02 D=00 E=00 H=00 L=00
                                                                                                       F=0 CY=0
                                                                                                                     SP=(0CC-8C 94 DA 51
                                         A=(| B=00 C=02 D=00 E=00
                                                                     H=00
                                                                                      5=0
                                                                                           Z=0 AC=1
                                                                                     5=0
                                                                                           Z=0 /C=1
                                                                                                       P=0 CY=0
                                                                                                                     SP= (COC-80 94 DA 91
                                         A=C1 B=00 C=92 C=30 E=00 H=00 L=0"
FC=2019-D2 0D 20 04 0D C2 0E 20
                                                                                                                     SP= (000-80 94 DA
                                         4=01 B=06 C=01 D=00 E=00 H=00 L=00
                                                                                     5=0
                                                                                           Z=0 AC=U
                                                                                                      P=0 CY=0
FC=2300-00 C2 08 20 0E
                                                                                                                     SP=CCCC-80 94 DA
                                                                                                      P=0 CY=0
                                                                                     5=1
                                                                                           Z=0 AC=0
FC=200E-C2 08 20 0E 02 CB 01 66
                                         A=C1 B=00 C=01 D=C0 E=00 H=00 L=00
                                                                                                                     SP=(COC-8C 94 DA 91
                                                                                                      P=0 CY=1
                                                                                     5= )
                                                                                           Z=0 AC=0
                                         A=00 B=00 C=01 E=00 E=00 H=00
PC=2008-1F C2 00 20 14 JD C2 18
                                                                                                                     SP=0000-80 94 DA 51
                                                                                     5=1)
                                                                                           Z=0 AC=0
                                                                                                       P=C CY=1
                                         4= CO D=00 C=01
                                                          D=00 E=00 H=00
FC=2309-D2 0D 20 04 00 C2 08 20
                                                                                                                     SP=CCCC-80 94 DA
                                         V=CJ B=01.C=01 D=00 E=0) H=00
                                                                                      5=0
                                                                                           Z=0 AC=0
                                                                                                       P=0 CY=1
FC=200C-04 0D C2 08 20 UE 02 DE
                                                                                                                     SP=(CCC-80 94 DA 51
                                                                                           Z=1 &C=0
                                                                                                       P=0 CY=1
                                         A=CO B=01 C=00 D=CO E=00 H=00 L=00
                                                                                      5=11
FC=2000-00 C2 OH 20 UE C2 DH 11
                                                                                                                     5P=C000-80 54 DA 91
                                                                                                       P=0 CY=1
                                         A=00 B=01 C=00 C=00 E=01 H=00
                                                                           L = 07
                                                                                      5=0
                                                                                           Z=1 AC=0
FC=200E-C2 09 20 0E 02 CB 01 E6
                                                                                           Z=1 AC=0
                                                                                                       P=0 CY=1
                                                                                                                     SF= (CCC-80 94 DA 91
                                         A= C0 B=01 C=02 C=00 E=00 H=00 L=00
                                                                                      S=()
FC=2011-0E 02 CB 31 E6 02 1F 02
                                                                                                                     SP= CUOC-80 54 DA 91
                                                                                                       P=3 CY=1
                                         4=C2 B=C1 C=O2 D=O0 E=O1 H=00 L=01
                                                                                      5=0
                                                                                           Z=1 /C=0
FC=2013-DE 01 E6 J2 1F C2 1C 20
                                                                                                                     SP= CCOC-80 94 DA 91
                                                                                           Z=0 4C=1
                                                                                                       P=0 CY=0
FC=2015-E6 12 IF Da IC 20 05 10
                                                                                      5=0
                                         V=C5 H=U1 C=05 C=C0 E=01 H=00 F=00
                                                                                           Z=n AC=1
                                                                                                                      SP = CCCC-8C 94 DA 91
                                         A=C1 B=01 C=02 D=C0 E=00 H=00 L=00
A=C1 B=01 C=02 D=C0 E=00 H=00 L=00
                                                                                                       P=0 CY=0
                                                                                      5=0
PC=2017-1F 62 1C 20 05 CD CZ 17
                                                                                                                     SP= C00 C-80 54 DA 51
                                                                                      5=1
                                                                                           Z=0 AC=1
                                                                                                       P=3 CY=1
FC=2018-D2 1C 20 15 00 C2 17 20
                                                                                           Z=0 AC=0
                                                                                                                     SP= (COC-8C 94 DA 51
                                                                                                       P=0 CY=0
FC=2010-00 C2 17 20 79 C6 0 CA
FC=2010-C2 17 20 78 CE 70 CA 32
                                         A=C| B=01 C=01 C=00 E=00 H=00 L=00
                                                                                      5=0
                                                                                                                      SP=(COC-80 94 DA 51
                                         A=C1 B=01 C=01 D=C0 E=C0 H=00 L=00
                                                                                      5=0
                                                                                           Z=0 AC=0
                                                                                                       P=0 CY=11
                                                                                     5=0
                                                                                                                      SP=(CCC-8C 94 DA 91
                                                                                           Z=0 AC=1)
                                                                                                       P=0 CY=1
                                                          D=00 E=03 H=33 L=31
                                         A= C0 B=01 C=31
FC=2017-1F C2 1C 20 05 00 C2 17
                                                          C=00 E=00 H=00 L=00
                                                                                           Z=0 4C=0
                                                                                                       P=C CY=1
                                                                                                                      5P=(000-80 94 DA 91
FC=2018-D2 1C 2) 15 30 C2 17 23
                                         A=C0 B=01 C=01
                                                                                                                      SP=0000-80 54 D4 51
                                         4=C0 H=CC C=01 B=C0 E=C0 H=00 L=00
                                                                                           Z=1 1C=0
                                                                                                       P=0 CY=1
                                                                                      5=0
FC=201B-05 0D C2 17 20 78 (6 00
                                                                                                                      SF= (CCC-80 94 DA 91
                                                                                           Z=1 AC=0
                                                                                      5=0
                                                                                                       P=0 CY=1
                                         A=CJ B=00 C=00 D=00 E=CJ H=00 L=00
FC=211C-00 C2 17 20 78 C6 00 CA
                                                                                                                      SP=(CCC-80 54 DA 51
                                                                                           Z=1 AC=0
                                                                                                       P=0 CY=1
                                         A=00 H=00 C=00 D=00 E=00 H=00 L=00
A=00 B=00 C=00 C=00 E=00 H=00 L=00
                                                                                      5=0
FC=2010-C2 17 20 78 C6 00 A 32 FC=2020-78 C6 00 CA 32 20 FA 39
                                                                                                                      SP=(CO0-80 94 DA 91
                                                                                          Z=1 #C=0
                                                                                      5=0
                                         C6 07 CA 32 20 FA 39 20
80 94 DA 91 04 CC 2A 47
                            SP=3000
                                         A=00 B=00' C=00 D=00 E=00 H=00 L=00
                            REGISTERS
                                               Z=1 AC=C
                                                             P=U CY=0
                            F-1 455
                            PC=2032 3E 01 D3 00 D3 C1 76 3E 3P=30C) 83 54 DA 51 04 C0 2A 47 REGISTERS A=C1 B=C0 C=00 D=03 E=01 H=30 L=00 S=C Z=1 AC=0 P=3 CY=0
```

-Turns LEDS on

Due to this error the instruction D2(Hex) at memory location 2009H causes to jump to the address 200F where the one byte data (08)H is treated as opcode to the simulation program. Since 8085 microprocessor does not have any opcode like(08)H, so the error handler of simulation program stopped simulation showing the error message"invalid opcode".

This error can be detected with the help of the informations provided in the error message, where we get the memory address 200FH containing the data(08)A as the location of error. If we trace back from this address we can surely find out the exact location of error.

Case-2 An error is intentionally introduced by punching (39)H in place of (32)H at memory location 2024H in the test program and the erroneous program is simulated. The simulation results tabulated in the table 5.5 shows the corresponding output. The data of the input ports depict that the LEDS connected to bit 1 of both ports should be turned on (01 Hex). But the simulation program turned off (00 Hex) the LED connected to the port 0 and turned on (01 Hex) that of port 1, which are the expected outputs of the simulation program because

Table 5.4 Results of Error test(Case-1)

*** * * EFFCP MESSAGE- 08 IS INVALID CPCUDE

```
* CFIICAS-IN-DSKT, OUT=LPRINT
                                        Part oddress
                                        Port data
# 11-01 (0 11
                                                                                            wrong data punched
# SET FC-2000
                                                                                            Actual data - OD ( As seen in listing)
* ENTER FROM-2000 06 00 DE 22 DB 00 E6 C2 IF D2 6 20 24 0D C2 08 20 DE 02 DE 21 E6 02 IF D2 IC 20 25 00 C2 17 20 78 C6 0) C4 32 20 FA 35 20 3E C1 D3 21 3E 00 D3 01 76 JE 31 C3 00 D3 01 76 JE 0 D3 01 76 JE 0 D3 01 76 JE
. PRINT SINGLE STEP FROM-2000 FILL 2027
* STEF AT EREAKFEINTS-202F 1115
* FEINT AT BEEAKPEINTS-2021 2039 2020 1855
# CLAF FEUN ADDF-2000 TC 2041 AT 2006 3555
. ESECI
       FC=2000-06 00 0E 32 DB rJ E6 02
FC=2002-0E 02 DB 30 E6 02 IF D2
PC=2004-DE 00 E6 02 IF D2 0F 20
                                                         A=00 B=00 C=00 D=00 E=00 H=00 L=00
                                                                                                               5=1)
                                                                                                                                   P=0 CY=0
                                                                                                                     Z=0 4C=0
                                                                                                                                                      SP=0000-01 F4 68
                                                         A=00 B=00 C=02 D=00 E=00 H=00 L=00
                                                                                                                     Z=0 AC=0
                                                                                                               5=1
                                                                                                                                   P=C CY=C
                                                                                                                                                      SP=0000-11 F4 6E 18
                                                         A=F2 H=00 C=02 D=00 E=C0 H=00 L=00
                                                                                                               S=0 Z=0 AC=0 P=0 CY=0
                                                                                                                                                      SP=0000-01 F4 6E 18
                                                                                                              jump addr. 2007 in place of 2000
                                                                                                                               jumping here couses on invalid op code
                  MEMORY DUMP
                                         COLS=VV
                                                      20 0E 02 DB 01 E6 02 IF
                                                                                                           4 00 CZ 08*
                                                                                            IF DE OF
                                                                                                                               exception
                                         01 05 = A P
                                                                                           D2 1C 20 05 00 C2 17 20
2C 3E C1 D3 00 3E 00 C3
                                                                                                                                                       without the error jumping would have occurred here
                                         44=2120
                                                      78 C6 20 C4 32 20 FA 39 01 76 3E 01 D3 00 D3 01
                                         4A=2130
                                                                                            76 3E 90 D3 10 3E 01 C3
                                         M A = 20 40
                                                      01 76 00 A5 74 1E 00 A5
                                                                                            78 18 OC A5 7C 18 OD A5
       FC=2006-E6 02 IF D2 0F 20 04 00
                                                        A=02 D=00 C=02 D=00 E=00 H=00 L=00
A=01 B=00 C=02 D=00 E=00 H=00 L=00
A=01 B=00 C=02 D=00 E=00 H=00 L=00
                                                                                                              S=1 Z=0 AC=1
                                                                                                                                   P=0 CY=0
                                                                                                                                                     SP=0000-01 F4 68 18
       PC=2008-1F D2 OF 20 04 00 (2 08
                                                                                                                                                     SP=C(00-) | F4 68 18
SP=CC00-01 F4 68 18
                                                                                                              S=7
                                                                                                                     Z=0 AC=1
                                                                                                                                   P=0 CY=1
       FC=26 9-D2 NF 21 J4 00 C2 08 20
                                                                                                              5=0 Z=0 AC=1
                                                                                                                                   P=0 CY=0
```

MA=20 CF ****

A 1 2. 15 C.

```
* UPTIONS-IN=DSKT. DUT=LPILINT
* IN-00 DB $$
                                                  - Wrong data punched
                                                   Actual data - 32 (Ab Seen in listing)
* IN-01 AB $5
* SET PC-2700
* FNTER FROM-2007 06 07 0E 02 3B 11 EC 02 1F 32 00 27 54 07 CZ 08 20 0E 02 DB 31 06 02 1F D2 1C 27 05 37 CZ 17 25 78 C6 30 CA 69 20 FA 39 20 3E 01 D3 00 3E 00 D3 01 76 3E 01 D3 00 D3 01 76 3E 01 D3 00 D3 01 76 3E
                                  _____ Jumping here causes unexpected results
          Jumping would have
           occured here without error
. PRINT SINGLE STEP FROM-2000 TILL 2727
. STOP AT UREAKPOINTS-203F 1586
* PRINT AT BREAKPUINTS-2021 2009 2000 $515
. CXEC.
                                                                                                                         SP=0000-00 41 40 00
                                                                                               Z=0 AC=0
                                                                                                          P=0 CY=0
                                              A=00 3=00 C=00 D=00 E=00 H=00 L=00
      PC=2773-35 30 0E 02 UH 00 EL 72
                                                                                                                         SP=0000-00 41
                                                                                               Z=0 AC=0
                                                                                                          P=0 CY=0
                                                                                         5=1
                                              4=00 B=00 C=02 D=00 E=00 H=00 L=00
      PC=2002-0E 02 00 10 E4 02 1F 12
                                                                                                                         SP=0000-00 41 40 0'
                                                                                                          P=D CY=D
                                                                                               Z=0 AC=0
                                              A=D9 B=00 C=72 D=00 E=0J H=30 L=91
                                                                                         5=0
      PC=2004-DR 33 E5 32 IF 02 00 20
                                                                                                                         SP=0000-00 41 40 0"
                                                                                               Z=1 AC=1
                                                                                                          H=0 CY=0
                                                                                         5=0
                                              V=00 B=00 C=05
                                                              D=00 E=70 H=00 L=07
      PC=2016-E6 02 1F U2 00 20 14 10
                                                                                                                         SP=0000-00 41 40 0
                                                                                                          P=0 CY=U
                                                         C=02 D=00 E=00 H=00 L=00
                                                                                         5=0
                                                                                               Z=1 AC=1
      PC=2108-11 D2 0D 20 04 0D C2 19
                                              0 = E 10 =A
                                                                                                                         SP=0037-30 41 40 Ci
                                                                                                          P=0 CY=J
                                                                                          5=0
                                                                                               Z=1 AC=1
                                              4=00 B=00 C=02 D=00 E=00 H=00 L=00
      PC=2100-02 00 20
                        74 10 C2 08 20
                                                                                                                         SP=0000-00 41 40 00
                                                                                               Z=0 AC=0
                                                                                                          P=0 CY=U
                                                                               L=37
                                              A=97 H=00 C=01 D=0 J E=99 H=90
                                                                                         5=0
      PC=2700-00 C2 38 20 DE 92 DB 01
                                                                                                                         SP=0000-00 41
                                                                                                                                        40 01
                                                                                               7 = 0
                                                                                                   AC=0
                                                                                                          P=0 CY=0
                                                                                         5=0
                                                              D=00 E=00 H=00 L=00
                                              A = 0'1 B = 10
      PC=200E-22 03 20 DE 02 00 01 56
                                                                                                                         SP=0000-30 41
                                                                                               Z=O AC=U
                                                                                                          P=U CY=U
                                              A=0) B=00 C=01 D=00 E=00 H=00 L=01
                                                                                         5=0
      PC=2008-11 D2 0D 20 04 00 C2 08
                                                                                                                         SP=0000-00 41
                                                                                         5=0
                                                                                               Z=0
                                                                                                   AC=D
                                                                                                          P=0 CY=0
                                              A=01 B=00 C=01 D=00 E=00 H=00 L=00
                     20 14 00 62 08 20
      PC=2009-D2 00
                                                                                                                         SP = 0000-00 41
                                                                                                                                        40 DE
                                                                                                          P=0 CY=U
                                                                                               7=1
                                                                                                    AC=0
                                              A=00 B=00 C=00 D=00 E=00 H=00
                                                                               1 =00
                                                                                         5=0
      PC=2030-00 C2 09 20 0E 02 0H 11
                                                                                                                         SP=0000-00 41
                                                                                                          P=0 CY=0
                                                                                          5=0
                                                                                               Z=1
                                                                                                    AC=0
                                                              D=00 E=00 H=00 L=01
                                              A=03 B=00 C=00
      PC=20:E-C2 JB 20 7E 02 DB 71 26
                                                                                                                         SP=0000-00 41 40 00
                                                                                                   AC=U
                                                                                                          P= 2 CY=2
                                              4=01 3=00 C=02 D=00 E=00 H=00 L=00
                                                                                          5=7
                                                                                               2=1
      PC=2011-DE J2 D9 31 En 32 11 32
                                                                                                                         SP = 0000-00 41 40 00
                                                                                                          P=0 CY=0
                                              A=A3 3=30 C=02 D=00 E=00 H=00 L=00
                                                                                          5=0
                                                                                               Z=1
                                                                                                    AC=0
      PC=2313-08 91 E6 32 1F
                               DZ 1C 20
                                                                                                                         SP=0000-00 41 40 0:
                                                                                                          P=D CY=D
                                              A=00 D=00 C=02 D=0 ( E=00 H=00
                                                                                               Z = 1
                                                                                                    AC= I
                                                                                          5=0
      PC=2315-E5 32 IF 32 IC
                                                                               1 = 20
                                                                                                                         SP=0000-00 41 40 05
                                                                                               2=1
                                                                                                    AC=1
                                                                                                          P=U CY=D
                                                                                          5=0
                                                              D=00 E=00 H=00 L=00
      PC=2017-1F D2 1C 27 35 30 C2 17
                                              A=01 B=00
                                                         C=02
                                                                                                                         SP = 0000-00 41 40 00
      PC=2018-02 IC 20 05 00 C2 17 20 PC=201C-DD C2 17 20 79 C6 00 CA PC=201D-C2 17 20 78 C6 00 CA 19
                                              V=0.) B=00 C=05 D=00 E=0) H=00 F=00
                                                                                         5=0
                                                                                               Z = 1
                                                                                                    AC=1
                                                                                                          P=0 CY=0
                                                                                                                         SP=0000-00 41 40 00
                                                                                               Z=0
                                                                                                    AC =0
                                                                                                          P=0 CY=0
                                              A=00 B=00 C=01 D=00 E=00 H=00 L=00
                                                                                         5=0
                                                                                                                         SP=0003-00 41 40 00
                                                                                                          P=0 CY=3
                                              A=00 B=00 C=11 D=00 E=00 H=00 L=00
                                                                                               Z = 0
                                                                                                    AC=U
                                                                                          5=0
                                                                                                                         SP=0000-00 41 40 00
                                                                                         5=0
                                                                                               7=2
                                                                                                    AC=U
                                                                                                          P=0 CY=3
                                                         C=01 D=00 E=00 H=00 L=00
      PC=2017-1F 02 1C 20 35 03 C2 17
                                              A=0 1 B=110
                                                                                                                         SP=0000-00 41 40 00
                                                                                               7=0
                                                                                                          P=0 CY=0
                                                              D=00 E=03 H=00 L=00
                                                                                         5=0
                                                                                                    AC=0
                                              A=07 H=00 C=01
      PC=2118-32 1C 20 35 0D C2 17 30
                                                                                                                         5P=0000-00 41 40 00
                                                                                                          P=0 CY=0
                                                                                          5=0
                                                                                               Z=1 AC=0
                                              4=00 3=00 C=00 D=00 E=00 H=00 L=00
      PC=201C-00 C2 17 20 78 C6 00 CA
                                                                                                                         SP = 0000-00 41 40 C
                                                                                               7=1 AC=)
                                                                                                          P=0 CY=3
                                              A=00 0=00 C=00 D=00 E=01 H=10 L=00
                                                                                          5=3
      PC=2010-C2 17 20 78 Ct 01 CA 19
                                                                                                                         SP=0000-00 41 40 00
                                              A=() 3=00 C=00 D=00 E=00 H=00 L=00
                                                                                               7=1 AC=0
                                                                                                          P=0 CY=0
      PC=2020-78 C5 0) CA 39 2) FA 39
                                              C5 30 CA 39 20 FA 39 20
                                  2C=2121
                                              00 41 40 00 09 43 34 F3
                                  33=1031
                                                                  : =00 E=00 H=00
                                                    0=00 C=00
                                  REGISTERS.
                                              CO=A
                                                                  P=0 CY=0
                                              5=0
                                                    Z = 1
                                                          AC=D
                                  = AGS
                                              3C 00 03 00 3E 01 03 01
                                  PC=2137
                                              77 41 40 00 09 43 34 F3
                                  57=3137
                                                                  : =00 E=00 H=00 L=00
                                              4=07 9=00 C=00
                                  REGISTERS
                                                     Z=1 AC=0 P=1 2Y=0
                                              5=0
                                  F_AGG
                                                                                           Turns LED off
      8085 ACCUMULATOR CONTENT 3 TPJTTING FOR PORT ON IS 30 +
                                  3C=2130
                                              35 01 03 01 76 F0 D3 A4
                                              07 41 40 00 09 43 34 F3
                                                    9=00 C=70 :=00

0=00 P=0
                                  52=3107
                                                                  : =00 E=00 H=00 L=00
P=0 EY=0
                                              A=C1
                                  REGISTERS
                                  FLAGS
                                              5=0
      BOBS ACCUMULATOR CONTENT DUMPUTTING FOR PORT OF IS OF
                                                                                           Turns LED on
```

BESSHREAKPOINT OCCURED AT-233F 5655

the instruction CA(Hex) at memory location 2023 causes to branch to the address 2039 where these outputs are desired.

This proves the ability of the simulation program to help in tracing the errors in the mic-roprocessor program. On the otherhand the unexpected output for the microprocessor program makes it necessary for the programmer to choose the appropriate command sets from the simulation commands for debugging purpose.

Now we can detect the errors in program by applying breakpoint condition at different points to check the status of different microprocessor registers or taking the dump of microprocessor memory to see the overall status of the program and data.

The results of the above two cases reveal the fact that the errors which have been made in the test program are exactly trapped by the simulation program.

CHAPTER - VI

DISCUSSION AND CONCLUSION

In an environment where the prototype hardware is incomplete or totally absent and the microprocessor development system is also not available the simulation program in conjunction with the Cross-Assembler proved to be very useful tool for the software development of microprocessor system. This also paves the way for multitype microprocessor instruction simulations.

During the development phase of simulation program we have designed a number of commands which can be
used to communicate with the simulation module. These
commands are strong enough to help the programmer in
developing the microprocessor software. With the help
of the simulation program we can display or print the

contents of a register or memory location, execute programs, and debug the programs using single-stepping or breakpoint.

All the 8085 microprocessor instructions have been successfully simulated in such way, as if they are being processed in the microprocessor itself except input/output operation and interrupt control.

Input/output operation is very difficult to simulate. However, testing of the program on the actual microprocessor and input/output equipments is essential. In present work an attempt has been made to simulate the I/O operations by using the auxiliary storage of the mainframe giving a series of the expected input data for each of the input ports. Among the available storage devices the diskette and console keyboard are selected to simulate the input ports and whereas the line printer and console display to simulate output ports.

The interrupt required for reviving the microprocessor from the wait state (using HLT instruction) has been simulated using the console keyboard. The HLT instruction causes the mainframe CPU in the wait state and display a message for interrupting through the console keyboard. Interrupting is simulated by entering the vector address through keyboard. This address is addressed in the MFPC and starts the execution accordingly.

However, input/output system as well as interrupt

control can be exactly simulated using in-circuit emulator which provides one of the most sophisticated hardware debugging techniques.

The simulation program that we have developed works on the existing batch processing mode. Though we have obtained satisfactory results of the simulation performance through processing in batchmode but more efficient simulation is possible if we develop the programs using interactive mode. It will effectively reduce the time required to develop the microprocessor software.

Under interactive mode the breakpoint results can be used for instanteneous corrections of the registers, memory contents and an appropriate command set may be used for subsequent simulation work. This gives a tremendous advantage over the batchmode, where a series of trial command sets are given independent of the previous result. Another important facility is the simulation of the hardware interrupts in the interactive mode by allocating individual key for each of them. The interrupt key can be scanned at the end of simulation of each microprocessor instruction. The implementation of terminal facilities in BUET Computer Centre could open the door way of further works using interactive mode as the extension of the present work.

However, the present work provides a set of commands which proved to be the powerful aids to develop the Intel

8085 microprocessor software. The important feature of the present research is that the implementation of this simulation module will partially replace an extensive costly microprocessor development system.

APPENDIX - A
SIMULATION PROGRAM

INTEL 8085 MICROPROCESSOR SYSTEM SIMULATION PRJGRAM-ON IBM-370/115 MAINFRAME

PREPARED BY- MD . BASHIR UDDIN

SUPERVISED BY-DR. SYED MAHBUBUR RAHMAN

ASSISTANT POFESSOR DEPARTMENT OF COMPUTER ENGINEERING

BUET, DHAKA ______

ABSTRACT =======

*============

THIS IS A SIMULATION PROGRAM OF INTEL 8085 MICROPRO-CESSOR SYSTEM. THE PROGRAM IS DEVELOPED FOR LOADING. AND EXECUTING ETC. TRANS ERRING . DISPLAYING . CHECKING. MICROPROCESSOR PROGRAM ON IBM-370/115 MAINFRAME BY EXECUTING SOME COMMANDS. THE PROGRAM IS PROVIDED WITH ERROR HANDLING CAPABILITIES. THROUGH APPLICATION OF THIS PROGRAM ONE CAN DISPLAY OR PRINT THE CONTENTS OF REGISTERS, MEMORY LOCATION AND DEBUG THE MICROPROCESSOR PROGRAM USING SINGLE STEPPING OR BREAKPOINTS.

PROGRAM ORGANIZATION ------

THE SIMULATION PROGRAM CONSISTS OF A MAIN ROUTINE "MAIN" AND *
NINE SUBROUTINES. THE SUBROUTINE ARE CALLED THE MAIN WHENEVER*
REQUIRED. THE PROGRAM IS ORGANIZED AS FOLLOWS. *

1) COMMAND PROCESSOR

A . COMMAND RECOGNIZER

COMMAND VALIDITY CHECKER&EXECUTOR B .

2) CONTROL PROGRAM

DEBUGGER 31

4) ERROR HANDLER

> X XXXXXXXXXXXXXXXXXXXXX X COMMAND RECOGNIZER X

THIS IS THE STARTING SECTION OF THE SIMULATION PROGRAM. THE COMMANDS ARE RECOGNIZED IN THIS SECTION. THE PROCESSING OF A COMMAND IS STARTED THROUGH READING A COMMAND CARD. THE PRELIMINARY*
IDENTIFICATION OF A COMMAND IS ACCOMPLISED BY COUNTING THE COMM- * AND CHARACTERS . A COMMAND ADDRESS TABLE IS EASTABLISED WHICH CONT-* HE COMMAND VALIDITY CHECKER AND EXECU-AINS THE ADDRESSES OF ALL HE COMMAND VALIDITY CHECKER AND EX TOR. WE MIGHT THINK OF THE TABLE AS CONSISTING OF A SERIES OF FUL -WORD ADDRESSES, THE ADDRESS OF EACH OF WHICH IS 4 HIGHER THAN ITS PREDECESSOR. ON IDENTIFICATION OF A COMMAND THE CONTROL BRANCHES TO THE COMMAND ADDRESS TABLE TO OBRAIN THE ADDRESS OF THE COMMAND VALIDITY CHCKER AND EXECUTOR OF THAT COMMAND.

START MAIN

PRINT NOGEN

MFA, MFSP, MICROMEM ENTRY

DEVADDR=SYSROR, EDFADDR=END, I CAREAL = INPUT, WORK A=YES DISKT DIFCD

WORKA = YES COMOD

DEVADOR=SYSLST, INDAREA I = OUTPUT, CONTROL=YES DTFPR PRINT

PRMOD CONTROL=YES

```
R9.R10.R11.AND R12 ARE USED AS BASE
BEGIN
           BALR
                    12,0
           USING *,12
                                             REGISTERS.
                    10. IN XH
           LA
            USING
                   INXH, 10
           LA
                    11. INXH+4092
           USING
                   INXH+4092,11
                   9. INXH+8184
            USING
                   INXH+8184.9
                    DISKT, PRINT
           OPEN
            GET
                   DISKT, INWORK
                                              A COMMAND CARD READ AND PRINTED FOR
NEXT
                                              CHECKING ITS CONTENTS. R2 LOADED WITH COMMAND ADDRESS.
                   DUTPUT( 132) , SPACE
            MVC
                    DUTPUT(80), INWORK
           MVC
            CNTRL
                   PRINT, SP, 2
           PUT
                   PRINT
                    2. INWORK+4
           LA
                   3,3
0(2),C'-
            SR
                                              COMMAND CHARRACTERS ARE COUNTED IN
NEXTB
            CLI
                                              R3 UNTIL COMMAND SEPERATOR( - ) OR
           BC
                    8, MBRCH
                                              COMMAND TERMINATOR( $) ENCOUNTERED.
                    0(2), ($
            CLI
                                              IF COUNTER EXCEEDS MAX. COUNT, ERROR HANDLER IS TO BE PROCESSED.
            BC
                    8. MBRCH
                    3,=F'1"
            A
                    3. =F . 20 .
            C
                    2. STOPA
           BC
                    2,=F'1'
            A
                    15. NE XTB
           BC
                                             COUNTER CONTENTS ARE MULTIPLIED BY 4
MBRCH
            LA
                    7. CMNADTAB
                                              AND ADDED TO STARTING ADDRESS OF COMMAND ADDRESS TABLE (CMNADTAB) TO
                    5,5
            SR
            _R
                    5,3
                    4, =F 4 4
                                              OBTAIN THE ADDRESS OF VALIDITY CHEC-
                                              KER AND EXECUTOR OF THAT COMMAND.
                    7.5
            AR
                    7.0(7)
            BR
*
                                                                                             *
*
                                                                                             *
*
                     *
                        COMMAND VALIDITY CHECKER&EXECUTOR
*
*
                     *
                                                                                             *
*
*
       THE VALIDITY OF A COMMAND IS FIRST CHECKED AND THEREAFTER THE
    THE VA_ID COMMAND IS EXECUTED IN A PROGRAM KNOWN AS * COMMAND VALIDITY CHECKER AN EXECUTOR THE INVALID COMMAND LEADS THE CONT-
*
   VALIDITY CHECKER AN EXECUTOR THE INVALID COMMAND LEADS THE CONT-ROL TO THE ERROR HANDLER. AT THE END OF PROCESSING OF EACH COMMAND THE CONTROL JUMPS TO THE COMMAND RECONIZER. EXECPT IS THE CASE OF THE COMMAND *EXEC* AND *END*. THE *EXEC* COMMAND CAUSES TO BRANCH TO CONTROL PROGRAM WHERE * ND* COMMAND STOPS SIMULATION.
*
*
                                                                                             *
                                                                                             *
*
                                                                                             *
*
DPTION
                    INWORK(10), =C * OPTIONS-*
            CLC
            BC
                    7, STOPA
            CLC
                    8, INWORK+10
                                              THIS
                                                     COMMAND
                                                                 CHECKS FOR I/O SIMUL-
                                              ATION, WHETHER INPUT OR OUTPUT OR
                    0(3,8), =C'IN="
                    8. JPTB
                                              BOTH TO BE SIMULATED OR NOT. THE -LAG *DSKT* IS SET IF INPUT PORT
            BC
            CLC
                    0(4,8), =C'DUT='
                    7. STOPE
                                              SIMULATED THROUGH DISKETTE & *KBRD*
            BC
                                              IS SET IF INPUT IS SIMULATED THROUGH
CONSOLE KEYBOARD. THE FLAG 'PRNT' IS
SET IF OUTPUT PORT IS SIMULATED
ON LINE PRINTER AND 'CNSL' IF IT IS
                    8, =F 4
            A
            CLC
                    0(6,8),=C*LPRINT*
            BC
                    8, JPTA
            CLC
                    0(6,8),=C'CONSOL'
                                              SIMULATED UPON CONSOLE. THE END DF
PROCESSING OF COMMAND CAUSES TO BRA-
NCH TO "NEXT" TO PROCESS THE NEXT
                    7. STOPC
            BC
            MVC
                    DUTCN(4) .= C "CNSL"
            B
                    VEXT
                                              COMMAND.
OPTA
            MVC
                    DUTPT(4) .= C PRNT
                    8, =F . 7.
            CLC
                    0(6.8) . = C * CONSOL *
```

```
BC
                   7.NEXT
                   DUTCH (4) ,=C 'CHSL'
           MVC
           B
                   NEXT
                   8,=F'3"
OPTB
           A
                   0(4,8),=C'DSKT'
8,DPTC
           CLC
           BC
                   0(4.8), =C 'KBRD'
           CLC
                   7. STOPC
           BC
                   INPT(41,=C * KBRD *
           MVC
                   DETD
           B
                   INPT(4), =C DSKT
DITC
           MVC
                   8 .=F .5
OPTD
           A
                   0(4,8),=C*DUT=*
           CLC
                    7. DPTE
           BC
                   8,=F141
            A
                   0(6,8), =C*LPRINT*
8, DPTF
           CLC
           BC
                   0(6,8), =C'CONSOL'
           CLC
                    7.STOPC
           BC
                   DUTCH (4) ,=C "CHSL"
            MVC
           B
                   NEXT
                    0(4,8),=C'
OPTE
           CLC
           BC
                    7. STOPC
                   NEXT
           B
                   DUTPT(4),=C *PRNT*
DOTE
           MVC
                    8, =F 7
            A
                    0(6,8),=C'CONSOL'
           CLC
                    7.NEXT
           BC
                   DUTCH (4), =C *CHSL *
            MVC
           B
                   NEXT
                    INWORK(5) ,= C * IN-*
ADPORT
           CLC
                                              INPUT DATA TRANSFER COMMAND IS EXEC-
                    7. STOPA
           BC
                                              UTED IN THIS PROGRAM SEGMENT. THE
                    13 . SA VE
           _ A
                                              CONTROL BRANCHES TO A SUBROUTINE
                    15, =V (SUBIN)
                                              *SUBIN* TO SET THE COMMAND TABLE WITH DATA OF INPUT PORT WHEN INPUT IS SIMULATED THROUGH DISKETTE.
                    3, = A( INWORK)
           LA
            BA_R
                    14,15
NEXT
            B
                    INWORK(6),=C* ENDS.
BEND
            CLC
                    7.STOPA
                                              END OF SIMULATION.
            BC
            CLOSE DISKT, PRINT
END
            EDJ
                    INWORK(15), =C ** SET REGISTER-
            CLC
SETREG
                                              MICROPROCESSOR REGISTERS ARE SET BY
                    7. STOPA
            BC
                                                                 PROGRAM SEGMENT . X C1
                                              EXECUTING THIS
                    8, INWORK+15
            LA
                    4, =F . 7.
                                              IS SUBTRACTED FROM REGISTER SUCH AS
                    AD . =F .0
                                              A,H.L ETC. RESULT
                                                                     ADDED TO STARTING
            MVC
                                              ADDRESS (MFA) OF REGISTER TABLE TO
            4VC
                    AD+3(11,=X'C1'
                                              GET LOCATION OF THAT REGISTER. GIVEN REGISTER VALUE CONVERTED FROM EBCDIC TO BINARY AND MOVED TO CORRESPONDING
                    7, MFA
SETR
            LA
            CLC
                    0(4,8),=C'
                    B, NEXT
            BC
                                              MICROPROCESSOR REGISTER. THIS IS RE-
CYLED UNTIL THE GIVEN REGISTERS HAVE
            MVC
                    KLT+3(1),0(8)
                    2,KLT
                                              BEEN SET. FINALLY BRANCHES TO PROCE-
            S
                    2. AD
                                              SS NEXT COMMAND.
            ST
                    2,KLT
            A
                    7.KLT
                    8,=F 2
            A
            MVC
                    TPK(2),0(8)
                    TOK(2),TTAB-X'C1
            TR
                    PTL(3), TPK
TPK(2), PTL
            MVC
            PACK
                    TPK , X FF
            CLI
                    2, STOPB
            BC
                    0(1,7).TPK
8,=F*3*
            MVC
```

A

B

BCT

4. SETR

NEXT

```
BEXEC
            CLC
                    INWORK(7),=C** EXECS*
                                               SIMULATION IS STARTED BY EXECUTING
            BC
                    7.STOPA
                    ADRES .=F .D.
                                               "EXEC" COMMAND. INSTRUCTION ADDRESS
            MVC
                                               IS LOCATED BY ADDING PROGRAM COUNTER CONTENTS WITH STARTING ADDRESS (MICR-
                    6. MICROMEM
            LA
            LA
                    7, ADNOP
                                               DMEM) OF MI CROPROCESSOR MEMORY ON
            MVC
                    ADRES+2(2), MFPC
                                               MAINFRAME. OPCODE VALUE IS MULTIPLI
ED BY 4 AND ADDED TO STARTING ADDRE-
            A
                    6. ADRES
                    MEPC(2),MFPC
5,=F'0'
            MVC
                                               SS(ADNOP) OF INSTRUCTION ADDRESS
                                               TABLE TO OBTAIN THE ADDRESS OF THE
            MVC
                    KLT+3(1).0(6)
                                               PROGRAM SEGMENT OF THAT INSTRUCTION.
THE CONTROL JUMPS TO THE EVALUATED ADDRESS TO SIMULATE THE INSTRUCTION.
                    5.KLT
            W
                    4,=F . 4.
                    7, 5
            AR
                    7,0(7)
            L
                    5,=F'1"
            AH
                    5.MFPC
                    5, MFPC
            STH
            BR
                    INWORK( 8) . = C ** PDUMP- *
BODMP
            CLC
                                               TO OBTAIN MEMORY DUMP, ADDRESS ARE CONVERTED FROM EBCDIC TO BINARY AN
            BC
                    7.STOPA
            LA
                    8. INWORK+8
                                                                                          AND
                                               ADDED TO STARTING ADDRESS (MICROMEM)
            LA
                    3. MICROMEM
                                               OF MICROPROCESSOR MEMORY ON MAINFR-
AME. R2 LOADED WITH DUMP START ADDR-
            MVC
                    ADRES, =F'0'
            MVC
                    JK(4),0(8)
                    JK(4) .TTAB-X'C1'
                                               ESS AND R3 LOADED WTH DUMP END ADDR-
            TR
                                                    AND BRANCHES TO SUBROUTINE
            MVC
                                               ESS
                    JKL (5), JK
            PACK
                    JKT(3), JKL
                                               (SUBDMP) FOR PRINTING MICROPROCESSOR
                                               MEMORY DUMP. RETURNING FROM SUBROUT-
INE BRANCHES TO PROCESS NEXT COMMAND
            CLC
                    JKT(2),=X*FFFF*
            BC
                    2.STOPL
                    JKT+1.X*F0*
            NI
                    DPCA(2), JKT
8, =F 4
            MVC
            A
                    0(4,8),=C' TO .
            CLC
                    7. STOPA
            BC
                    8,=F 4 4
            A
            MVC
                    JK(4),0(8)
            TR
                    JK(4) .TTAB-X'C1"
            MVC
                    JKL (5).JK
                    JKT(3), JKL
JKT(2),=X*FFFF*
            PACK
            CLC
                    2, STOPL
            BC
                    JKT+1 , X OF*
            IO
            MVC
                    DPCB(2), JKT
            LR
                    2.3
            MVC
                    ADRES+2(2), DPCA
                    2, ADRES
            Δ
            MVC
                    ADRES+2(2), DPCB
                    3, ADRES
            A
            LA
                    13, SA VE
                    15, =V(SUBDMP)
                    14,15
NEXT
            BALR
            B
BPS ET
            CLC
                    INWORK(9),=C** SET PC-*
                    7.STOPA
                                               THE PROGRAM COUNTER (MFPC) IS SET BY
            BC
                                               EXECUTING THIS PROGRAM SEGMENT. THE ADDRESS IS CONVERTED TO BINARY AND
            MVC
                    JK(4),INWORK+9
                    JK(4),TTAB-X'C1'
            TR
                                               MOVED TO 'MFPC' TO SET WITH GIVEN
            MVC
                    JKL (5), JK
            PACK
                    JKT (3), JKL
                                               ADDRESS.
            CLC
                    JKT(2),=X'FFFF'
            BC
                    2. STOPL
            MVC
                    MFPC(2), JKT
            B
                    NEXT
            C_C
BC
                    INWORK(11) .= C * ENTER TO-
BENTRT
                                               TO LOAD THE MICROPROCESSOR PROGRAM/
DATA IN THE COMMAND TABLE, ADDRESS
                    7. STOPA
                    4,=F'19"
                                               CONVERTED TO BINARY AND STORED IN
                    8. INWORK+11
            LA
```

```
COMMAND TABLE. TWO BYTES OF EBCDIC
           MVC
                   JK(4),0(8)
                   JK (4) . TTAB-X'C1'
                                             PROGRAM/DATA CODE CONVERTED TO 1
           TR
                                             BYTE OF BINARY CODE AND STORED IN
THE COMMAND TABLE EACH TIME AND THIS
IS CONTINUED TILL THE FIRST CARD HAS
           MVC
                   JKL (5), JK
                   JKT(3),JKL
JKT(2),=X'FFFF'
           PACK
                                             IS CONTINUED TILL
           CLC
                                             BEEN PROCESSED. THE PROCESSING OF
                   2, STOPL
           BC
                                             NEXT CARDS STARTS FROM "ESTP2" SHOWN
           MVC
                   ENTAD(2), JKT
                   8, =F . 4.
                                             BELOW.
           A
                   0(4,8),=C' AT "
           CLC
                   7.STOPA
           BC
           A
                   8, =F . 4 .
                   JK (4) .0(8)
           MVC
           TR
                    JK(4),0(8)
                   JK(4),TTAB-XºC1º
           TR
                   JKL(5).JK
JKT(3).JKL
JKT(2).=X'FFFF'
           MVC
           PACK
           CLC
                   2. STOPL
           BC
                   ATADR (2) . JKT
           MVC
                    8. =F . 5.
           A
                    5, =A(MICROMEM+65536)
           MVC
                    TPK(21.0(8)
FSTP1
                   TPK(2),=C.$$.
           CLC
           BE
                   ESTP4
                    TPK .C .
           CLI
                    8. STOPD
           BC
                   TPK(2),TTAB-X*C1*
PTL(3),TPK
           TR
           MVC
                   TPK(2),PTL
           PACK
                   TPK . X FF
           CLI
                    2. STOPB
           BC
                    0(1.5), TPK
           MVC
                   5,=F'1"
           A
                   8,=F 3
            A
           BCT
                   4, ESTP1
                    2, =F 19*
ESTP2
           GET
                   DISKT, INWORK
                                             THE SECOND AND ONWARD PROGRAM/DATA
                                             CARDS ARE PROCESSED HERE. AFTER PRO-
CESSING IS OVER THE CONTROL BRANCHES
                    DUTPUT( 1321 . SPACE
            MVC
           MVC
                   DUTPUT(80) . INWORK
                                              TO 'NEXT' TO PROCESS NEXT COMMAND.
           PUT
                   PRINT
                    8. INWORK
           LA
                    3,=F'27"
                    TPK(2),0(8)
            MVC
ESTP3
           CL I
                    8, STOPD
                    T2K(21,=C'$$"
            CLC
           BE
                    ESTP4
                    TPK(21, TTAB-X*C1*
            TR
                    PTL(3), TPK
TPK(2), PTL
           MVC
           PACK
           CL I
BC
                    TPK,X*FF*
2,STOPB
                    0(1,5), TPK
2,=F'1'
            MVC
            A
                    2,=F' 65536'
            C
                    2. STOPE
           BC
                    5, =F'1'
            A
                    8,=F .3.
                    3, ESTP3
            BCT
                    ESTP2
            В
                    2. DATCHT
ESTP4
            STH
                    NEXT
            B
                    INWORK(12) .= C * SET PC AT-
            CLC
BC
BPSETT
                                              EXECUTION OF THIS SEGMENT SETS THE
                    7.STOPA
                                              COMMAND TABLE WITH FLAG AND COMMAND
            A
                    8, INWORK+12
                                              PARAMETERS TO SET PROGRAM COUNTER.
            VVC
                    JK(41,0(8)
```

```
JK(4) ,TTAB-X'C1"
                                                 "MFPC" WHEN A PARTICULAR ADDRESS IS
            TR
                                               REACHED. ALL ADDRESSES ARE CONVERTED
            VC
                    JKL (51, JK
                                               TO BINARY AND STORED IN THE COMMAND
            PACK
                    JKT(3), JKL
JKT(2),=X*FFFF*
            CLC
                                               TABLE.
                    2. STOPL
            BC
                    ATPC(2), JKT
            MVC
                    8,=F 4
            A
            C_C
BC
                    0(6,8),=C WITH .
                    7. STOPA
                    8, =F '6"
            MVC
                    JK(41.0(8)
                    JK(4) .TTAB-X°C1"
JKL(5), JK
            TR
            MVC
            PACK
                    JKT(3), JKL
            C_C
BC
                    JKT(2) .= X FFFF *
                    2, STOPL
            MVC
                    WITHPC(2).JKT
            В
                    NEXT
BENTRE
                    INWORK(13) .= C * ENTER FROM-*
            CLC
                                               EXECUTION OF THIS PROGRAM SEGMENT
            BC
                    7. STOPA
                                               LOADS PROGRAM/DATA DIRECTLY TO MICR-
                    3. MICROMEM
            LA
                                               OPROCESSOR MEMORY DESIGNATED ON MAIN
            MVC
                    ADRES, =F'0'
                    4, =F 121 1
                                               FRAME. THE LOADING ADDRESS IS COMPU-
TED BY ADDING THE GIVEN ADDRESS TO
                    8. INWORK+13
            MVC
                    JK(41,0(8)
                                                    STARTING ADDRESS (MICROMEM) OF
                                               THE
                                                    MICROPROCESSOR MEMORY ON MAINFR-
                    JK (4) , TTAB- X C1
            TR
                                               THE
                    JKL (5).JK
JKT(3),JKL
                                               AME. TWO BYTES OF EBCDIC PROGRAM/DA-
TA CODE CONVERTED TO 1 BYTE OF BINA
RY CODE AND STORED IN THE MEMORY
            MVC
            PACK
            CLIC
                    JKT(2),=X*FFFF*
                                               EACH TIME AND CONTINUED TILL THE FIRST CARD HAS BEEN PROCESSED . THEN PROCESSING OF NEXT CARDS STARTS FRO-
            BC
                    2, STOPL
            MVC
                    ENTADF(2), JKT
            MVC
                    ADRES+2(2), ENTADF
                                               *EPNT2 * SHOWN BELOW .
                    3, ADRES
                    8.=F.5
            A
EPNT1
            MVC
                    TPK(2).0(8)
            CLC
                    TPK (21,=C*$$*
                    EPNT4
            BE
                    TPK(2),TTAB-X'C1'
PTL(3),TPK
            TR
            MVC
                    TPK(2),PTL
            PACK
            CLI
                    TPK . X FF
                    2. STOPB
            BC
            MVC
                    0(1,3),TPK
3,=F'1'
            A
                    8,=F 3
            BCT
                    4.EPNT1
                    5,=F 21
EPNT2
            GET
                    DISKT, INWORK
                                               THE SECOND AND ONWARD PROGRAM/DATA
                                               CARDS ARE PROCESSED HERE. AFTER PRO-
CESSING IS OVER THE CONTROL BRANCHES
                    DUTPUT( 132) , SPACE
            MVC
            MVC
                    DUTPUT(80) . INWO K
            PUT
                                                 TO PROCESS THE NEXT COMMAND.
                    PRINT
                    8, INWORK
            LA
                    4,=F 1271
EPNT3
            MVC
                    TPK(2),0(8)
                    TPK(2),=C'$$'
            CLC
            BE
                    EPNT4
                    TPK(2).TTAB-X'C1
            TR
                    PTL(3), TPK
TPK(2), PTL
            MVC
            PACK
            CLI
                    TPK , X "FF"
                    2,STOPB
0(1,3),TPK
5,=F'1'
            BC
            MVC
            A
                    5, =F 65536
            C
            BC
                    2, STOPE
```

3.=F*1*

.

```
8, =F 3
            BCT
                    4. EPNT3
                    EPNT2
            B
EPNT4
            B
                    NEXT
                    INWORK(20) .= C * PRINT SINGLE STEPPINGS.
PRSTEPP
            CLC
                                               FOR SINGLE STEP PRINTING A FLAG PSS
            BC
                    7. STOPA
                    SSCNT(3),=C PSS
                                               IS SET IN THE COMMAND TABLE.
            MVC
            B
                    NEXT
                    INWORK(17) .= C * DUMP FROM ADDR-
            CLC
BOJMP
                                               ALL THE ADDRESSES IN THIS TYPE OF DUMP COMMAND ARE CONVERTED TO BINARY AND STORED IN THE COMMAND TABLE. THE DUMP START ADDRESS IS LOADED IN R2 AND DUMP END ADDRESS IN R3. THEN BRANCHES TO A SUBROUTINE (SUBDMP) FOR
                    7. STOPA
            BC
                    4. =F . 0.
            LA
                    5. DMP TAB
                    S. INWORK+17
             A
            MVC
                    JK(4),0(8)
                    JK(4) ,TTAB-X°C1"
            TR
                                               PRINTING MICROPROCESSOR MEMORY DUMP.
            MVC
                    JKL (5), JK
JKT(3), JKL
            PACK
                     JKT(2), =X'FFFF
            CLC
                    2. STOPL
            BC
                    JKT+1,X*FO*
DMPSTART(2),JKT
            NI
            MVC
                    8,=F'4'
            A
            CLC
                    0(4,8),=C' TO '
            BC
                    7. STOPA
                    8,=F 4.
            A
                    JK(41.0(8)
            VVC
                    JK(4),TTAB-X'CL'
            TR
                    JKL (5), JK
JKT (3), JKL
            MVC
            PACK
                     JKT(2),=X'FFFF'
            CLC
            BC
                    2.STOPL
                     JKT+1 .X OF
            OI
                    DMPEND(2) .JKT
            MVC
                    8, =F 4
            A
                    0(4,8),=C AT .
            CLC
                                                                        .
                     7. STOPA
            BC
                    8, =F 4 4
            A
                    JK(4),0(8)
            MVC
DSTPI
                     JK(4),=C'$$$$
            CLC
                    DSTP2
            BE
                    JK(4).TTAB-X'C1'
JKL(5).JK
JKT(3).JKL
JKT(2),=X'FFFF'
            TR
            MVC
            PACK
            CLC
                     2, STOPL
            BC
                    0(2,5),JKT
5,=F'2'
            MVC
            A
                     8,=F'5
            A
                     4. =F 1 1
            A
                     4,=F 9
            C
                     4.DSTP1
            BC
                     4. DMPCNT
DSTP2
            STH
                    NEXT
            B
                     INWORK(18) . = C * MAX INSTRUCTION-
MK INST
            CLC
                                                THE GIVEN MAXIMUM INSTRUCTION NUMBER
                     7, STOPA
            BC
                                                IS CONVERTED TO BINARY AND STORED IN
                     8, INWORK+18
            LA
                                                 THE COMMAND TABLE.
            MVC
                    MX, =D .0.
            PACK
                    MX+5(3),0(4,8)
                     4 . MX
            CVB
                     4. MAXNO
            ST
            B
                     NEXT
                     INWORK(22) .= C ** STOP AT BREAKPOINTS-
STPBP
            CLC
                                                THE BREAKPOINT ADDRESSES IN THE COM-
                     7.STJPA
            BC
                                                MAND ARE CONVERTED TO BINARY AND
                     4, =F . 0.
                     5. SBP TAB
                                                STORED IN THE COMMAND TABLE.
            LA
```

è.

LA

8. INWORK+22

```
SSTPI
          MVC
                 JK(4),0(8)
                 JK(4) .= C $$$$
          CLC
          BE
                 SSTP2
                 JK(4),TTAB-X°C1
          TR
                 JKL (5).JK
JKT(3).JKL
          MVC
          PACK
          CLC
                 JKT(2),=X'FFFF'
                 2. STOPL
          BC
          MVC
                 0(2,5),JKT
                 5,=F 2
          A
                 8,=F 5
          A
                 4, =F 11
          A
                 4,=F'11 .
          C
                 4.SSTP1
          BC
                 4. SBPCNT
SSTP2
          STH
          B
                 NEX T
                 INWORK(23) .= C * PRINT AT BREAKPOINTS-
          CLC
PRNTBO
                                        ALL THE BREAKPOINT PRINTING ADDRESS-
ESS ARE CONVERTED TO BINARY AND
                 7, STOPA
          BC
                 4, =F . 0.
          _A
LA
                 5, PBP TAB
                                        STORED IN THE COMMAND TABLE.
                 8, I NWORK + 23
PSTP1
          MVC
                 JK(4).0(8)
                 JK(4),=C'$$$$'
          CLC
                 PSTP2
          BE
                 JK(4) .TTAB-XºC1"
          TR
          MVC
                 JKL (5). JK
                 JKT(3),JKL
JKT(2),=X*FFFF*
          PACK
          CLC
                 2. STOPL
          BC
          MVC
                 0(2,51, JKT
                 5,=F 2
          Δ
          A
                 8, =F . 5"
                 4,=F'1"
          A
                 4. =F 11 1
          C
                 4, PSTP1
          BC
                 4. PBPCNT
PSTP2
          STH
                 NEXT
          B
                 INWORK(25), =C ** PRINT SINGLE STEP FROM-*
PRSSTF
          CLC
                                        THE ADDRESSES IN THE COMMAND PARAME-
          BC
                 7. STOPA
                 4, =F 0
                                        TERS ARE CONVERTED TO BINARY AND
                                        STORED IN THE COMMAND TABLE. A FLAG
                 8, I NW ORK + 25
          LA
                                        SPP'IS ALSO SET IN THE COMMAND
          VVC
                 JK (4) .0 (8)
          TR
                 JK(4) ,TTAB-X C1
                                        TABLE.
                 JK_ (5).JK
JKT(3).JKL
          MVC
          PACK
                 JKT(2),=X'FFFF
          CLC
          BC
                 2.STOPL
                 PRNTADR (2) , JKT
          MVC
          A
                 8. =F 4 4 1
                 0(6,8),=C' TILL '
          CLC
          BC
                 7. STOPA
                 8,=F.6.
          MVC
                 JK(4) .0(8)
                 JK(4) .TTAB-X*C1*
          TR
          MVC
                 JKL (5), JK
          PACK
                 JKT(31.JKL
          CLC
                 JKT(2),=X*FFFF*
                 2, STOPL
          BC
          MVC
                 TILADR(2), JKT
          MVC
                 SPSNT(3),=C 'SSP'
          B
                 NEXT
*
                                                                                 *
*
                                                                                 *
```

CONTROL PROGRAM

100

*

*

*

*

*

*

```
****
```

MVC

STH

_H

ADD+1(1), MFB

4.ADD

4,=H'1"

4, HOUS

THE IS THE CONTROL UNIT OF THE SIMULATION RROGRAM.THE INSTRUC
TION (DPCODE) IS FETCHED FROM THE MEMORY LOCATION, THE ADDRESS OF *

WHICH IS COMPUTED BY ADDING PROGRAM COUNTER CONTENTS TO STARTING *

ADDRESS OF THE MICROPROCESSOR DESIGNATED MAINFRAME MEMORY MICROMEM**

THE DECODING OF INSTRUCTION IS ACCOMPLISHED THROUGH MULTIPLYING *

THIS DPCODE VALUE BY 4 AND THE RESULT IS ADDED TO THE ADDRESS OF *

"ADNOP", THE STARTING ADDRESS OF ADDRESS TABLE OF PROGRAM SEGMENT OF**

MICROPROCESSOR INSTRUCTION. THEIS ADDRESS TABLE CONSISTS OF A *

SERIES OF FUL.—WORD ADDRESSES, THE ADDRESS OF EACH OF WHICH IS 4 *

HIGHER THAN ITS PREDECESSOR.HAVING THE ADDRESS LOCATED IN THE ADD
RES TABLE THE CONTROL JUMPS TO EXECUTE THE CORRESPONDING PROGRAM *

SEGMENT. THE PROGRAM COUNTER(MFPC) IS UPDATED BY INCREASING ITS

PRESENT CONTENTS. AFTER SIMULATING EACH INSTRUCTION THE CONTROL *

PASSES OVER TO THE DEBUGGER.

* * THE ADDRESS OF THE INSTRUCTION 7. ADNOP ZEXT LA ADDRESS TABLE (ADNOP) LOADED INTO R7. VVC MEPC(2), MFPC THE OPCODE LOCATED AT THE ADDRESS 8,=F*1* INDICATED BY PROGRAM COUNTER CONTE-NTS IS MULTIPLIED BY 4 AND THE RESU-8, MFPC AH 8, MFPC STH LIT IS ADDED TO THE CONTENTS OF R7 IN ORDER TO OBTAIN THE ADDRESS OF THE 5,=F'0 K_T+3(1),0(6) MVC PRGRAM SEGMENT OF THE INSTRUCTION.
THE PROGRAM COUNTER IS UPDATED AND
THE CONTROL IS MADE TO JUMP TO THE 5.KLT 4 . =F . 4 . M 7,5 AR CORRESPONDING PROGRAM SECTION TO 7.0171 SIMULATE THE INSTRUCTION. BR NO OPERATION NOP NOP 0 6. =F* 1. A B XEX3 MOVE LOW ORDER IMMEDIATE DATA TO THE 6,=F'1" LKIB A REGISTER MFC AND HIGH ORDER DATA TO MVC MFC(1),0(6) 6, =F 1 REGISTER "MFB" . UPDATE THE PROGRAM A COUNTER (MFPC) WFB(11,0(6) MVC 4,=F 2. 4, MFPC AH 4.MFPC STH 6, =F 1 1 XEX 1 B ADD REGISTER PAIR (MFB MFC) CONTENTS ADRES (4) . = 4X .00 STAXB MVC ADRES+2(2), MFB TO THE STARTING ADDRESS (MICROMEM) OF MVC DESIGNATED MAINFRAME MICROPROCESSOR LA 8, MICROMEM MEMORY TO LOCATE THE ADDRESS WHERE 8. ADRES A THE ACCUMULATOR (NFA) CONTENTS IS TO MVC 0(1.8),MFA 6,=F'1" BE STORED. A XEX 1 B LOAD R4 WITH THE CONTENTS OF "MFB"
"MFC" RGISTER PAIR AND INCREASE ITS INKB MVC ADD(2),=H'0' 4, =F . 0. CONTENTS BY 1 THROUGH HALF-WORD MVC ADD (2), MFB OPERATION . LH 4.ADD 4. =H 1 1 AH STH 4.ADD MFB(2),ADD MVC 6, =F 1 B XEXT LOAD R4 WITH THE CONTENTS OF RIGISTER 'MFB' AND INCREASE ITS CONTENTS BY I THROUGH HALF-WORD OPERATION. 400(2),=H*0* VVC INRB MVC HDUS(2) . =H* 0* 4, =F . 0.

BRANCH TO A COMMON ROUTINE INCRM.
TO SET DIFFERENT FLAGS.

	MVC	MFB(1),HOUS+1	
DCRB	MVC	HDUS(2),=H'0' ADD(2),=H'0'	LOAD R4 WITH CONTENTS OF REGISTER MFB AND DECREASE ITS CONTENTS BY 1 THROUGH HALF-WORD OPERATION BRANCH
	MVC	4,=F'0' ADD+1(1),MFB	TO A COMMON ROUTINE DECRM TO SET
	SH	4. ADD 4. = H 1 1	DIFFERENT FLAGS.
	STH	4.HOUS	
	M VC	MFB(1),HOUS+1 DECRM	
MVIB	A	6, =F 1 1	MOVE IMMEDIATE DATA TO REGISTER
	MVC A	MFB(1),0(6) 6,=F'l' 4,=F'l'	MFB AND UPDATE PROGRAM COUNTER.
	AH	4.MFPC	
	S T H B	XEXT	
R_C	MVC	ADD,=H'0' 4,=F'0'	LOAD R4 WITH ACCUMULATOR (MFA) CONT- ENTS AND ROTAGE ONE POSITION TO THE
	MVC	ADD+1(1),MFA 4,ADD	LEFT, BY MOVING ITS MOST SIGNIFICANT BIT OF *MFA* INTO ITS LEAST SIGNIFI-
	SL_ STH	4.1 4.ADD	CANT BIT AND CARRY FLAG(MFCY) IS SET BY MSB.
	MVC	RA(1),ADD	31 1133
	MVC	MFCY(1) RA ADD+1(1) RA	
	MVC	MFA (1), ADD+1	
	B	6,=F'1' XEXT	
DADB	VVC	AD(4),=F 0	MOVE THE CONTENTS OF REGISTER PAIR
	MVC B	AD+2(2),MF3 DADCOM	MFB MFC TO A FULL-WORD MEMORY LOC- ATION ADDRESSED BY AD AND BRANCH
*	O.	DADESM	TO A COMMON ROUTINE DADCOM TO PRO-
* LDAXB	MVC	ADRES.=F'0'	CESS THE REST OPERTIONS. ADD REGISTER PAIR (MFB MFC) CONTENTS
LUAND	MVC	ADRES+2(2), MFB	TO STARTING ADDRESS (MICROMEM) OF
	A	8.MICROMEM 8.ADRES	MICROPROCESSOR DESIGNATED MAINFRAME MEMORY TO LOCATE THE ADDRESS FROM
	VVC	MFA(1),0(8)	WHERE ACCUMULATOR IS TO BE LOADED.
	B	6,=F'1' XEXT	
DEXB	MVC	ADD ,=H 0 .	LOAD R4 WITH THE CONTENTS OF REGIS-
	MVC	4, =F 0 0 ADD (2), MFB	TER PAIR MFB MFC AND DECREASE ITS CONTENTS BY 1 THROUGH HALF-WORD
	_ H	4.ADD	OPERATION.
	SH	4, =H'1' 4, ADD	
	MVC	MFB(2).ADD	
	B	6.=F*1* XEXT	
INRC	MVC	HOUS, =H O P	LOAD R4 WITH THE CONTENTS OF REGIS-
	MAC	ADD(2),=H*D* 4,=F*O*	TER *MFC * AND INCREASE ITS CONTENTS BY 1 THROUGH HALF-WORD OPERTION.
	MVC	ADD+1(1), MFC	BRANCH TO A COMMON ROUTINE "INCRM"
	AH	4, ADD 4, =H'1'	TO SET DIFFERNT FLAGS.
	STH	4, HOUS	
	MVC B	MFC(1),HOUS+1 INCRM	
DERC	MVC	HOUS(2) .=H'0'	LOAD R4 WITH THE CONTENTS OF REGIS-
	MVC	ADD(21.=H'0' 4.=F'0'	TER "MFC" AND BRANCH TO A COMMON ROUTINE "DECRM" TO SET DIFFERENT
	MVC	ADD+1(1).MFC	FLAGS.
	-H	4 · ADD	
	SH	4,=H'1'	

```
STH
                        4. HOUS
                        MFC(1).HDUS+1
              MVC
                        DECRM
              B
                                                        MOVE IMMEDIATE DATA TO REGISTER *MFC AND UPDATE PROGRAM COUNTER.
                        6, =F'1"
MVIC
                        MFC(11.0(6)
6.=F*1*
              MVC
              A
                        4,=F 1 1
                        4.MFPC
              AH
                        4. MFPC
              STH
                        XEXT
              B
                                                       LOAD R4 WITH ACCUMULATOR CONTENTS
                        ADD .=H'D'
                                                       AND ROTATE ONE POSITION TO THE RIGHT TRANSFERRING THE LEAST SIGNIFIC-CANT BIT OF 'MFA' TO ITS MOST SIGNIFICANT BIT. CARRY FLAG(MFCY) IS SET BY LEAST SIGNIFICANT BIT.
RRC
              MVC
                        4, =F 0
              MVC
                        ADD+1(1),MFA
                        RA(1),MFA
RA,X'01'
              MVC
              NI
                        ADD (1), RA
              MVC
              LH
                        4. ADD
              SRL
                        4.1
              STH
                        4,ADD
                        MFA(1),ADD+1
MFCY(1),RA
              MVC
              MVC
                        6.=F'1"
              A
                        XEXT
              B
                                                        MOVE LOW ORDER IMMEDIATE DATA TO REG
TER "MFE" AND HIGHER ORDER DATA TO
REGISTER "MFD". UPDATE PROGRAM COUN-
                        6. =F 1 1
LXID
              A
                        MFE(1),0(6)
              VVC
                        6,=F'1'
              A
                                                        TER (MFPC) BY INCREASING ITS PRESENT
                        MFD (11,0(6)
              MVC
                                                        CONTENTS.
              A
                        6. =F 1 1
                        4. =F . 2.
              L
                        4.MFPC
              AH
                        4. MFPC
               STH
                        XEXT
              B
                                                        ADD REGISTER (MFD MFE) CONTENTS TO
                        ADRES .=F . 0.
               VVC
STAXD
                                                        STARTING ADDRESS (MICROMEM) OF MICR-PORCESSOR DSIGNATED MAINFRAME MEMORY TO LOCATE THE ADDRESS WHERE ACCUMULATOR (MFA) CONTENTS IS TO BE STORED.
                        ADRES+2(2), MFD
              MVC
                        8. MICROMEM
              LA
                        8. ADRES
                        0(1,8),MFA
6,=F'1'
               MVC
               A
               B
                        XEXT
                        ADD , =H'0'
                                                        LOAD R4 WITH THE CONTENTS OF 'MFD'
INXD
               MVC
                                                        MFE REGISTER PAIR AND INCREASE ITS
                        4, =F . 0.
                        ADD (2), MFD
               MVC
                                                        ERATION.
              LH
                        4.ADD
                        4,=H*1*
               AH
                        4.ADD
               STH
                        MFD(2), ADD
               MVC
                        6, =F'1'
               A
                        XEXT
               B
                                                        LOAD R4 WITH THE CONTENTS OF REGISTER "MFD" AND INCREASE ITS CONTENTS
               MVC
                        HJUS( 2) ,=H' 0'
INRD
                        ADD(2),=H*0 *
4,=F*0*
               MVC
                                                        BY 1 THROUGH HALF-WORD OPERATION.
                                                        BRANCH TO A COMMON ROUTINE INCRM.
TO SET THE DIFFERENT FLAGS.
               MVC
                        ADD+1(1). MFD
                        4 . ADD
               _H
               AH
                        4,=H-1"
               STH
                        4, HOUS
                        MFD(1),HDUS+1
               MVC
                         INCRM
                                                        LOAD R4 WITH THE CONTENTS OF REGISTER MFD AND DECREASE ITS CONTENTS
                        HOUS . =H . 0.
               MVC
DERD
               MVC
                        ADD . = H . O .
                                                        3Y 1 THROUGH HALF-WORD OPERTION.
BRANCH TO A COMMON ROUTINE DECRM.
TO SET DIFFERENT FLAGS.
                         4. =F . 0 .
                        ADD+1(1),MFD
               MVC
                         4. ADD
               _ H
                        4.=H* 1.
               SH
               STH
                        4, HOUS
                        MFD(1), HOUS+1
               MVC
```

B

DECRM

MVID	A MVC A	6,=F'1' MFD(1),0(6) 6,=F'1'	MOVE IMMEDIATE DATA TO REGISTER MED' AND UPDATE THE PROGRAM COUNTER MEPC' BY INCREASING ITS PRESENT
	AH STH	4,=F°1° 4,MFPC 4,MFPC	CONTENTS.
RAL	MVC	XEXT ADD,=H'0'	LOAD R4 WITH ACCUMULATOR (MFA) CONTE-
J	4VC	4,=F'0' ADD+1(1),MFA	NTS. ROTATE ONE POSITION TO THE LEFT AND SET CARRY WITH MSB AND LSB WITH
	SLL	4, ADD 4, 1	CARRY FLAG(MFCY).
	STH	A,ADD RA(11,ADD	
	MVC	MFA(1),ADD+1 MFA(1),MFCY	
	NI	RA . X * 01 * MFCY(1) .RA	
	A	6,=F'1"	
DADD	MVC	XEXT AD,=F 0	MOVE THE CONTENTS OF REGISTER PAIR
	B	AD+2(2),MFD DADCOM	"MFD MFE" TO A FULL-WORD MEMORY LOC- ATION ADDRESSED BY "AD" AND BRANCH
*			TO A COMMON ROUTINE 'DADCOM' TO PRO- CESS THE REST OPERATIONS.
LDAXD	MVC	ADRES,=F'0' ADRES+2(2),MFD	ADD REGISTER PAIR (MFD MFE) CONTENTS TO STARTING ADDRESS (MICROMEM) OF
	LA	8. MICROMEM	MICROPROCESSOR MEMORY ON MAINFRAME TO LOCATE THE ADDRESS FROM WHERE
	AVC	8, ADRES MFA(1), 0(8)	ACCUMULATOR (MFA) CONTENTS IS TO BE
	B	6, =F 1 1 * XEXT	LOADED.
DCXD	MVC	ADD,=H'0' 4,=F'0'	LOAD R4 WITH THE CONTENTS OF "MFD" & MFE" REGISTER PAIR AND DECREASE ITS
	NVC	ADD (2) MFD	CONTENTS THROUGH HALF-WORD OPERA- TION.
	SH	4, =H'1' 4, ADD	
	MVC	MFD(2),ADD	
	B	6,=F'1' XEXT	
INRE	MVC	HDUS, =H 0 0 4 ADD, =H 0 0 4 4, =F 0 0 4	LOAD R4 WITH THE CONTENTS OF REGISTER *MFE* CONTENTS THROUGH HALF-WORD OPERATION.BRANCH TO A COMMON ROUTINE
	MVC	ADD+1(1), MFE	"INCRM" TO SET DIFFERENT FLAGS.
	AH	4.ADD 4.=H'1'	
	STH	4, HOUS MFE(1), HOUS+1	
DERE	M VC	INCRM HDUS.=H'O'	LOAD R4 WITH THE CONTENTS OF REGIS-
	MVC	ADD,=H'0' 4,=F'0'	TER 'MFE' AND DECREASE ITS CONTENTS BY 1 THROUGH HALF-WORD OPERATION.
	MYC	ADD+1(1),MFE	BRANCH TO A COMMON ROUTINE *DECRM* TO SET DIFFERENT FLAGS.
	SH	4,=H*1*	TO SEE DITTERENT PEAGS
	MVC	4,HOUS MFE(1),HOUS+1	
M/IE	B	DECRM 6,=F'1'	MOVE I MMEDIATE DATA TO REGISTER MFE
	MVC	MFE(1),0(6) 6,=F'1	AND UPDATE THE PROGRAM COUNTER(MFPC) BY INCREASING ITS PRESENT CONTENTS.
	A L	4,=F 11	DI INCREASING ITS PRESENT CONTENTS
	STH	4,MFPC 4,MFPC	
	В	XEXT	

RAR	MAC	ADD,=H'0'	LOAD R4 WITH ACCUMULATOR (MFA) CONT- ENTS, ROTATE ONE POSITION TO THE
	MVC	ADD+1(1),MFA RA(1),MFA	RIGHT. SET MSB BY CARRY FLAG CONTENT AND CARRY FLAG (MFCY) WITH LSB.
	N I	RA,X°01° ADD(1),MFCY	
	LH	4.ADD	
	SR_ STH	4,1 4,ADD	
	MVC	MFA(1),ADD+1 MFCY(1),RA	
	A B	6, =F'1' XEXT	
RIM	MVC	MFA(1), MASK	LOAD ACCUMULATOR(MFA) WITH 8 BITS OF INTERRUPT MASK DATA CONTAINED IN
	B	6,=F"1" XEXT	"MASK".
LXIH	AVC	6, =F*1* MFL(1),0(6)	MOVE LOW ORDER IMMEDIATE DATA TO REGISTER 'MFL' AND HIGH ORDER DATA
	AVC	6.=F'1' MFH(1).0(6)	TO REGISTER 'MFH'. UPDATE PROGRAM COUNTER(MFPC) BY INCREASING ITS
	A	6, =F 1 1 1	PRESENT CONTENTS.
	AH	4, =F 2 2 4, MFPC	
	STH	4.MFPC XEXT	
SHLD	YVC	ADRES,=F*0* 6,=F*1*	ADD NEXT TWO INSTRUCTION BYTES TO THE STARTING ADDRESS (MICROMEM) OF
	MVC	ADRES+3(1),0(6) 6,=F'1'	MICROPROCESSOR MEMORY ON MAINFRAME. REGISTER R8 CONTAINS THIS ADDRESS.
	Avc	ADRES+2(1).0(6)	STORE REGISTER "MFL" AT LOCATION
	LA	8. MICROMEM 8. ADRES	ADDRESSED BY R8. INCREASE R8 AND STORE MFH AT LOCATION ADDRESSED BY
	MVC	0(1.8).MFL 8,=F'1'	R8.
	MVC	0(1.8).MFH 6,=F'1'	
	<u>A</u>	4,=F 2	
	STH	4.MFPC 4.MFPC	
INXH	B	XEXT 4,=F.0.	LOAD R4 WITH CONTENTS OF REGISTER
	MVC	ADD,=H'0' ADD(2),MFH	MFH MFL REGISTER PAIR AND INCREASE ITS CONTENTS BY 1 THROUGH HALF-WORD
	LH	4. ADD	OPERATION.
	STH	4,=H 1 1 4 4,ADD	
	MVC	MFH(2),ADD 6,=F*1*	
[NRH	B	XEXT HOUS, =H . O.	LOAD R4 WITH THE CONTENTS OF REGIS-
16 (1/2, 14)	MVC	ADD,=F'0*	TER MEH AND INCREASE ITS CONTENTS BY 1 THROUGH HALF-WORD OPERATION.
	MVC	ADD+1(1),MFH	BRANCH TO A COMMON ROUTINE "INCRM" TO SET DIFFERENT FLAGS.
	LH AH	4, ADD 4, =H*1*	18 SET DIFFERENT FEROS.
	STH	4,HOUS MFH(1),HOUS+1	
DODL	B M VC	INCRM HOUS. =H .O.	LOAD R4 WITH THE CONTENTS OF REGIST-
DORH	MVC	ADD , = H . 0 .	ER *MFH* AND DECREASE ITS CONTENTS BY 1 THROUGH HALF-WORD OPERATION.
	AVC	4,=F"0" ADD+1(1),MFH	BRANCH TO A COMMON ROUTINE DECRM TO
	_H SH	4.ADD 4.=H.1.	SET DIFFERENT FLAGS.
	STH	4,HOUS MFH(1),HOUS+1	

```
B
                   DECRM
                   6, =F'1"
MVIH
           A
                   MFH(1),0(6)
           MVC
                   6, =F 11
           A
                   4,=F*1*
           AH
                   4. MFPC
                   4. MFPC
           STH
                   XEXT
           B
DAA
           MVC
                   HDUS . = H . 0 .
                   ADD . = H . 0 .
           MVC
           MVC
                   SUB , = H'0"
           SR
                   8,8
           SR
                   7.7
           4 VC
                   ADD+1(1),MFA
           MVC
                   SUB+1(1), MFA
            _ H
                   7,ADD
           NC
                   ADD ,= X 000F *
                   8, ADD
           LH
           CH
                   8, =H 9
           BC
                   13, DA 1
                   7,=X'0006'
           AH
           IVP
                   MFA C, X 01 .
                   SUB . = X' 00F0 .
           NC
DA 1
           LH
                   8. SUB
                   8, =X . 0090 .
           CH
           BC
                   13,DA2
                   7,=X * 0060 *
           AH
                   7, HOUS
DA 2
           STH
                   MFA(1).HOUS+1
           MVC
           MVC
                   CYC . = H . 0 .
           LE
                   13, SA VE
           L
                   15, =V(SUBFLG)
                   3, =A(HOUS,CYC)
           LA
           BALR
                   14,15
                   5,0(3)
           MVC
                   MFZ(1),0(5)
                   5,04(3)
           MVC
                   MFS(1),0(5)
           L C
                   5,08(3)
                   HOUS, =X . DOFF .
           LH
                   7. HOUS
           CH
                   7, =H 0
                   8. DA3
           BC
           MVC
                   MFP(1),0(5)
                   5,0(4)
DA3
           4 VC
                   MFCY(1),0(5)
                   6, =F'1"
           A
                   XEXT
           B
DADH
           VVC
                   AD . = F . 0 .
                   AD+2(2), MFH
           MVC
           B
                   DADCOM
                   ADRES.=F'0'
6,=F'1"
LHLD
           VVC
           A
           MVC
                   ADRES+3(1).0(6)
                   6, =F' 1"
           A
                   ADRES+2(1),0(6)
           MVC
                   8, MICROMEM
           _ A
           A
                   8. ADRES
                   MFL(1),0(8)
8,=F'1
           MVC
           A
                   MFH(1),0(8)
           MVC
                   6, =F 11
           A
                   4,=F 2
           L
                   4,MFPC
           AH
                   4. MFPC
           STH
                   XEXT
```

MOVE IMMEDIATE DATA TO REGISTER MFH AND UPDATE PROGTAM COUNTER MFPC BY INCREASING ITS CONTENTS.

CHECK FOR LEAST SIGNIFICANT NIBBLE OF ACCUMMULATOR (MFA) IS CONTENTS. WHETHER IT IS GREATER THAN 9 OR NOT IF IT EXCEEDS 9 ADD 6 TO "MFA" CONTENTS. ALSO ADD 50H TO (MFA) IF MOST SIGNIFICANT NIBBLE OF "MFA" CONTENTS EXCEEDS 9. BRANCH TO SUBROUTINE "SUBFLG" TO SET THE FLAGS ZERO (MFZ). PARITY (MFP) AND CARRY (MFCY).

MOVE THE CONTENTS OF MFH MFL TO FULL WORD AD BRANCH TO DADCOM TO PROCESS THE REST OPERATIONS.

ADD NEXT TWO INSTRUCTION BYTE TO THE STARTING ADDRESS (MICROMEM) OF MICROPROCESSOR MEMORY ON MAINFRAME. R8 CONTAINS THIS ADDRESS. LOAD REGISTER MFL WITH CONTENTS ADDRESSED BY R8.

INCREASE R8 AND LOAD MFH WITH CONTENTS ADDRESSED BY R8.

DCXH	MVC MVC LH SH STH MVC	4,=F'0' ADD,=H'0' ADD(2),MFH 4,ADD 4,=H'1' 4,ADD MFH(2),ADD 6,=F'1'	LOAD R4 WITH THE CONTENTS OF "MFH" "MFL" REGISTER PAIR AND DECREASE ITS CONTENTS BY 1 THROUGH HALF-WORD OPE- RATION.
INRL	MVC MVC L MVC	XEXT HJUS,=H'0" ADD,=H'0" 4,=F'0" ADD+1(1),MFL	LOAD R4 WITH THE CONTENTS OF REGIST- ER *MFL* AND INCREASE ITS CONTENTS BY 1 THROUGH HALF-WORD OPERATION. BRANCH TO A COMMON ROUTINE *INCRM* TO SET DIFFERENT FLAGS.
	LH AH STH MVC B	4,ADD 4,=H'1' 4,HOUS MFL(1),HOUS+1 INCRM	
DCRL	M V C V V C L V C L V C	HDUS,=H'0' ADD,=H'0' 4,=F'0' ADD+1(1),MFL 4,ADD	LOAD R4 WITH CONTENTS OF REGISTER •MFL• AND DECREASE ITS CONTENTS BY I THROUGH HALF-WORD OPERATION. BRANCH TO A COMMON ROUTINE •DECRM• TO SET DIFFERENT FLAGS.
	SH STH MVC B	4,=H'1' 4,+HOUS MFL(1),HOUS+1 DECRM	
M/IL	A VVC A L AH STH	6, = F'1' MFL(1), O(6) 6, = F'1' 4, = F'1' 4, MFPC 4, MFPC	MOVE IMMEDIATE DATA TO REGISTER MFL AND UPDATE THE PROGRAM COUNTER MFPC .
CMA	B X I A	XEXT MFA,X*FF* 6.=F*1*	COMPLEMENT ACCUMULATOR (MFA) CONTENTS BY LOGICAL EXCLUSIVE OR OPERATION.
SIM	B VVC A	XEXT MASK(1),MFA 6,=F*!*	SET INTERRUPT MASK WITH ACCUMULATOR. (MFA) CONTENTS.
LXISP	B A MVC A MVC A L AH STH	XEXT 6,=F'1' MFSP+1(1).0(6) 6,=F'1' MFSP(1).0(6) 6,=F'1' 4,=F'2' 4,MFPC 4,MFPC	MOVE LOW ORDER IMMEDIATE DATA TO LOW ORDER POSITION OF STACKPOINTER *MFSP* AND HIGH ORDER DATA TO HIGH ORDER POSITION. UPDATE PROGRAM CONU- TER BY INCREASING ITS CONTENTS.
STA	B M V C M V C M V C A V C A V C A V C A H H	XEXT ADRES,=F'0' 6,=F'1' ADRES+3(1),0(6) 6,=F'1' ADRES+2(1),0(6) 8,MICROMEM 8,ADRES 0(1,8),MFA 6,=F'1' 4,=F'2' 4,MFPC 4,MFPC	ADD NEXT TWO BYTE TO STARTING ADDRESS (MICROMEM) OF MICROPROCESSOR MEMORY ON MAINFRAME TO LOCATE THE ADDRESS, WHERE ACCUMULATOR CONTENTS IS TO BE STORED.
INKSP	B L LH AH STH	XEXT 4,=F*0* 4, MFSP 4,=H*1* 4,MFSP	LOAD R4 WITH CONTENTS OF STACKPOINT- ER *MFSP* AND INCREASE ITS CONTENTS BY 1 THROUGH HALF-WORD OPERATION.

	6,=F*1*	
INRM	ADRES, = F . D . ADD MEMORY POINTING	REGISTER PAIR
1 100	ADD, =H'0' (MFH MFL) CONTENTS T	D STARTING ADDR-
	4. =F * O * ESS(MICROMEM) OF MIC	
	ADRES+2(2), MFH DRY ON MAINFRAME, LO 8. MICROMEM LOCATED AT COMPUTED	
	8. MICROMEM LOCATED AT COMPUTED 8. ADRES SE ITS CONTENTS BY 1	
	ADD+1(1),0(8) COMMON ROUTINE 'INCR	
	4. ADD RENT FLAGS.	
	4,=H*1*	
	4,HOUS 0(1,8),HOUS+1	
	INCRM	The state of the s
DERM	ADRES, =F * 0 * ADD ME MORY POINTING	
	ADD,=H'0') CONTENTS TO STARTI 4.=F'0' DMEM) OF MICROPROCES	
	4,=F*0* OMEM) OF MICROPROCES ADRES+2(2),MFH MAINFRAME. LOAD R4 W	
	3. MICROMEM AT COMPUTED ADDRESS.	DECREASE ITS
	8, ADRES CONTENTS BY 1. BRANCH	TO A COMMON
	ADD+1(1),0(8) ROUTINE DECRM TO S	ET DIFFERENT
	4.ADD FLAGS. 4.=H'1'	
	4, HDUS	
	0(1,8),HOUS+1	
-c.2 a.m. 3	DECRM	SECTOTED DATE
MIIM	ADRES,=F'0' ADD MEMORY POINTING 6,=F'1' (MFH MFL) CONTENTS T	
	8. MICROMEM ESS (MICROMEM) OF MI	CROPROCEESOR
	ADRES#2(2), MFH MEMORY ON MAINFRAME.	MOVE I MMEDIATE
	8, ADRES DATA TO THIS COMPUTE	
	0(1.8).0(6) ATE THE PROGRAM COUN	ITER.
	6,=F'1'	
	4.MFPC	
	4, MFPC	
SIC	XEX I MFCY, X*01* SET THE CARRY FLAG(M	ECVI.
316	6,=F'1'	ii Ci / •
1000	XEXT	
DADSP	AD, =F'0' MOVE STACKPOINTER(MF	
	AD+2(2),MFSP A FULL-WORD MEMORY L DADCOM BRANCH TO A COMMON R	**************************************
*	PROCESS THE REST OPE	RATIONS.
LDA	ADRES, = F 0 ADD NEXT TWO INSTRUC	TION BYTES TO
	6, =F'I' STARTING ADDRESS(MIC	
	ADRES+3(1),0(6) PROCESSOR MEMDRY DES 6,=F*1* FRAME. MOVE THE CONT	
	ADRES+2(1),0(6) THE COMPUTED MEMORY	ADDRESS INTO
	8. MICROMEM ACCUMULATOR (MFA). UPD	ATE PROGRAM
	8. ADRES COUNTER AND BRANCH T	O DEBUGGER.
	MFA(1).0(8) 6,=F*1*	
	4, =F ! 2 !	
	4,MFPC	
	4. MFPC	THE A SECOND ASSOCIATION
DCXSP	XEXT 4,=F*0* LOAD R4 WITH THE CON	TENTS DE STACK-
DEASE	4. MFSP POINTER (MFSP) AND DE	CREASE ITS CONT-
	4, =H 1 ENTS BY 1 THROUGH HA	LF-WORD OPERAT-
	4, MFSP I ON.	
INRA	HOUS, =H'O' LOAD R4 WITH CONTENT	
BI SAZAZ.	ADD.=H'O' MFA' AND INCREASE I	TS CONTENTS BY 1
	4,=F'0' THROUGH HALF-WORD OP	ERATION - BRANCH
INRA	6,=F'1" XEXT HDUS,=H'0' LOAD R4 WITH CONTENT ADD,=H'0' MFA' AND INCREASE I	TS CONT

```
TO A COMMON ROUTINE INCRM TO SET
            MVC
                    ADD+1(1),MFA
                    4, ADD
                                               DIFFERENT FLAGS.
           LH
            AH
                    4.=H-1"
                    4. HOUS
            STH
                    MFA(1), HOUS+1
            MVC
                    INCRM
            B
                                              LOAD R4 WITH CONTENTS OF REGISTER
                    HJUS, =H .0 .
DERA
            VVC
                                              'MFA' AND DECREASE ITS CONTENTS BY
THROUGH HALF-WORD OPERATION. BRANCH
TO A COMMON ROUTINE 'DECRM' TO SET
                    ADD .=H'0'
4,=F'0'
            MVC
                    ADD+1(1), MFA
            VVC
                                               DIFFERENT FLAGS.
                    4. ADD
            LH
                    4, =H 1 1
            SH
            S TH
                    4. HOUS
            MVC
                    MFA(1), HOUS+1
                    DECRM
            B
                    6,=F'1'
MFA(1),0(6)
6,=F'1'
                                               MOVE IMMEDIATE DATA TO REGISTER MFA
MILA
            A
                                               AND UPDATE THE PROGRAM COUNTER MFPC
            MVC
            A
                    4, =F 1 1
            L
                    4,MFPC
            AH
                    4. MFPC
            STH
                    XEXT
            B
                                               COMPLEMENT CARRY FLAG THROUGH LOGIC-
                    MFCY,X'01'
6,=F'1'
CAC
            XI
                                               AL EXCLUSIVE DR (IMMEDIATE) OPERAT-
            A
                    XEXT
                                               I ON.
            B
                    MFB . MFB
MOV BB
            MVC
                    5. =F' 1"
            A
            B
                    XEXT
                    MFB,MFC
6,=F 1
            MVC
MOVBC
            B
                    XEXT
                    MFB, MFD
            MVC
MOVBD
                    6,=F 1
            A
                    XEXT
            B
                    MFB . MFE
6. = F 1 1
MOVBE
            MVC
            A
                    XEXT
            3
MOVBH
            MVC
                    MFB . MFH
                    6, =F 1
            Δ
                    XEXT
            B
                    MFB , MFL
            MVC
MOVBL
                    6. =F 11
            B
                    XEXT
                                               ADD MEMORY POINTING REGISTER PAIR
                    ADRES, =F . 0 .
            MVC
MOVBM
                                               (MFH MFL) CONTENTS TO STARTING ADDR-
ESS(MICROMEM) OF MICROPROCESSOR MEM-
                    ADRES+2(2), MFH
            VVC
                    8. MICROMEM
            LA
                                               DRY ON MAINFRAME
                                                                       TO LOCATE ADDRESS
                    8. ADRES
                                               FROM WHERE REGISTER (MFB) IS TO LOAD-
            MVC
                    WFB(1),0(8)
                    6,=F 1
                                               ED.
            A
                    XEXT
            B
                    MFB . MFA
6, =F 11
            MVC
MOVBA
                    XEXT
            B
                    MFC .MFB
6,=F'1'
MIVCB
            MVC
            A
                    XEXT
            B
            MVC
                    MFC .MFC
6. =F'1'
DOVEM
            A
            B
                    XEXT
                    MFC . MFD
            MVC
MOVCD
            A
                    6. =F'1"
                    XEXT
            B
MOVCE
            MVC
                    MFC , MFE
                    6,=F'1"
            A
                    XEXT
            MVC
                    MFC . MFH
MO V CH
```

```
6, =F 1 1
            A
                     XEXT
            B
                    MFC . MFL
MOVEL
            MVC
                     6,=F'1
            A
                     XEXT
            B
                                                ADD MEMORY POINTING RGISTER PAIR (MFH
MOVCM
            MVC
                     ADRES, =F 'O'
                                                MFL) CONTENTS TO STARTING ADDRESS (MICROMEM) OF MICROPROCESSOR MEMORY
                     ADRES+2(2), MFH
            MVC
                     8, MICROMEM
            LA
                                                ON MAINFRAME TO LOCATE ADDRESS FROM WHERE REGISTER *MFC* IS TO BE LOADE
                     8. ADRES
            A
                     MFC(1),0(8)
6,=F'1'
                                                                             IS TO BE LOADED
            MVC
            A
            B
                     XEXT
                     MFC.MFA
6,=F'1'
            MVC
MOVCA
                     XEXT
            B
MJVDB
            MVC
                     MFD . MFB
                     6,=F'1"
            A
                     XEXT
                     MFD .MFC
MJVDC
            VC
                     6, =F'1"
            A
                     XEXT
            B
                     MFD,MFD
6,=F'1'
            MVC
MOVEN
            A
            В
                     XEXT
                     MFD.MFE
6.=F'1"
MOVDE
            MVC
            A
            B
                     XEXT
                     MFD .MFH
HOVEM
            MVC
            A
                     6, =F 11
                     XEXT
            B
                     MFD,MFL
6,=F'1'
            MVC
MOVOL
            A
            B
                     XEXT
                                                ADD MEMORY POINTING REGISTER PAIR
(MFH MFL) CONTENTS TO STARTING ADDR-
ESS(MICROMEM) OF MICROPROCESSOR MEM-
            MVC
                     ADRES, =F'0"
MOVEM
                     ADRES+2(2), MFH
                     8, MICROMEM
            LA
                                                DRY ON MAINFRAME TO LOCATE ADDRESSS
                     8, ADRES
                     WFD(1),0(8)
6,=F'1'
                                                FROM WHERE MFD IS TO BE LOADED.
            MVC
            A
            B
                     XEXT
                     MFD .MFA
6 .= F 1 1
ACVEM
            MVC
            A
                     XEXT
            B
                     MFE,MFB
6,=F'1'
MOVEB
            MVC
            B
                     XEXT
MOVEC
            MVC
                    MFE, MFC
                     6, =F 1 1
            A
                     XEXT
            B
MJVED
            MVC
                    MFE,MFD
6,=F'1"
            A
            B
                    XEXT
                    MFE,MFE
6. = F 1
MOVEE
            MVC
            A
                    XEXT
            B
MJVEH
                     MFE . MFH
            MVC
                     6, =F 11
                     XEXT
            B
                     MFE . MFL
MJVEL
            MVC
                     6,=F 1 1
                     XEXT
            B
                                                ADD MEMORY POINTING REGISTER PAIR
MOVEM
            MVC
                     ADRES, =F 0
                     ADRES+2: .2) . MFH
                                                (MFH MFL) CONTENTS TO STARTING ADDR-
            MVC
                     8. MICROMEM
                                                ESS (MICROMEM) OF MICROPROCESSOR MEM-
            LA
                                                ORY ON MAINFRAME TO LOCATE ADDRESS
                     8. ADRES
            A
            MVC
                     MFE(11,0(8)
                                                FROMWHERE 'MFE' IS TO BE LOADED.
```

```
6,=F 11
             B
                     XEXT
                     MFE . MFA
             MVC
MOVEA
                     6. =F'1"
             A
                     XEXT
             B
                     MFH.MFB
MOV HB
             MVC
                     6,=F'1"
                     XEXT
             B
                     MFH,MFC
6,=F'1
                                                                                                1
             MVC
JH VCM
             A
                     XEXT
             B
                     MFH, MFD
6, =F'1
MOV HO
             MVC
             A
                     XEXT
             B
                     MFH, MFE
6, =F'1'
             MVC
MOVHE
             B
                      XEXT
                      MFH.MFH
HH VOM
             MVC
                      6. =F 1 1
             A
                     XEXT
             В
             MVC
                      MFH, MFL
MJVHL
                      6. =F 1 1
             A
                      XEXT
             B
                                                  ADD MEMORY POINTING REGISTER PAIR
                      ADRES, =F'0"
             MVC
MHVCM
                                                  (MFH MFL) CONTENTS TO STARTING ADDR-
                      ADRES+2(2), MFH
             MVC
                                                  ESS(MICROMEM) OF MICROPROCESSOR MEM-
                      8, MICROMEM
             LA
                                                  DRY ON MAINFRAME FROM WHERE "MFH"
TO BE LOADED.
                      8, ADRES
                      MFH(1),0(8)
6,=F'1
             MVC
             A
             B
                      XEXT
                     MFH,MFA
6,=F'1'
XEXT
AHVEM
             MVC
             A
             R
                      MFL,MFB
6,=F'1'
             MVC
MOVLB
             A
                      XEXT
             B
                      MFL .MFC
MJVLC
             MVC
                      6, =F 1 1
                      XEXT
             B
                      MFL .MFD
6.=F'1
MOVLD
             MVC
             A
                      XEXT
                      MFL,MFE
6,=F*1*
MIVLE
             MVC
             A
                      XEXT
             R
                      MFL , MFH
6, = F 1 1
HIVEM
             MVC
             A
                      XEXT
             B
                      MFL .MFL
6, =F'l'
MOVLL
             MVC
             A
             B
                      XEXT
                                                   ADD MEMORY POINTING REGISTER PAIR (MEH MEL) CONTENTS TO STARTING ADDR-
                      ADRES,=F'0
             MVC
MJVLM
                      ADRES+2(2), MFH
             MVC
                                                   ESS(MICROMEM) OF MICROPROCESSOR MEM-
                      8. MICROMEM
             LA
                                                   DRY ON MAINFRAME FROM WHERE "MFL"
             A
                      8, ADRES
                      MF_(1),0(8)
6,=F*1
                                                   CONTENTS IS TO BE LOADED.
             MVC
             A
                      XEXT
             B
             MVC
                      MFL .MFA
MIVLA
                      6,=F 11
                      XEXT
             B
                                                   ADD MEMORY POINTING REGISTER PAIR (MFH MFL) CONTENTS TO STARTING ADDR-
                      ADRES, =F .O.
             MVC
 MOVMB
                      ADRES+2(2), MFH
             MVC
                                                   ESS (MICROMEM) OF MICROPROCESSOR MEM-
ORY ON MAINFRAME TO LOCATE THE ADD-
ESS WHERE 'MFB' CONTENTS IS TO BE
                      8. MICROMEM
             LA
                      8. 4 DRES
             A
                      0(1,8),MFB
              MVC
```

мэчмс	A B MVC VIVC LA	6,=F'1' XEXT ADRES,=F'0' ADRES+2(2),MFH 8,MICROMEM 8,ADRES
DMVCM	MVC B VVC MVC LA	0(1,8),MFC 6,=F'1' XEXT ADRES,=F'0' ADRES+2(2),MFH 8,MICROMEM 8,ADRES
MDVME	MVC B MVC VVC A	0(1,8),MFD 6,=F'1' XEXT ADRES,=F'0' ADRES+2(2),MFH 8,MICROMEM 8,ADRES
НМ∨СМ	MVC MVC MVC LA	0(1,8),MFE 6,=F'1' XEXT ADRES,=F'0' ADRES+2(2),MFH 8,MICROMEM 8,ADRES
MD V ML	MVC A B MVC MVC _A	0(1,8),MFH 6,=F'I' XEXT ADRES.=F'O' ADRES+2(2),MFH 8,MICROMEM 8,ADRES
H_ T	MA B A L B L A L C C C B C B C	0(1,8),MFL 6,=F'1' XEXT 13,SA VE 15,=V(OUTPORT) 3,=F'2' 14,15 5,0(3) 6,=F'1' 0(4,5),=C'ENDS' 8,END 0(4,5),=C'JUMP' 7,STOPH
	A C C C C C C C C C C C C C C C C C C C	5,=F'5' 0(4,5),=C' 8,XEXT JK(4),0(5) JK(4),TTAB-:X'C1' JKL(5),JK JKT(3),JKL JKT(2),=X'FFFF' 2,STGPL MFPC(2),JKT ADRES,=F'0' ADRES+2(2),MFPC 8,MICROMEM 8,ADRES 6,8
AMVCM	MVC MVC LA	XEXT ADRES,=F*0* ADRES+2(2),MFH 8,MICROMEM

MOVED.

ADD MEMORY POINTING REGISTER PAIR (MFH MFL) CONTENTS TO STARTING ADDRESS(MICROMEM) OF MICROPROCESSOR MEMBRY ON MAINFRAME TO LOCATE THE ADDRESS WHERE 'MFC' CONTENTS IS TO BE MOVEDED.

ADD MEMORY POINTING REGISTER PAIR (MFH MFL) CONTENTS TO STARTING ADDR-ESS (MICROMEM) OF MICROPROCESSOR MEMORY ON MAINFRAME TO LOCATE THE ADDRESS WHERE "MFD" CONTENTS IS TO BE MOVED.

ADD MEMORY POINTING REGISTER PAIR (MFH MFL) CONTENTS TO STARTING ADDR-ESS (MICROMEM) OF MICROPROCESSOR MEMORY WHERE 'MFE' CONTENTS IS TO BE MOVED.

ADD MEMORY POINTING REGISTER PAIR (MFH MFL) CONTENTS TO STARTING ADDR-ESS (MICROMEM) OF MICROPROCESSOR MEMORY ON MAINFRAME TO LOCATE THE ADDRESS WHERE "MFH" CONTENTS IS TO BE MOVED.

ADD MEMORY POINTING REGISTER PAIR (MFH MFL) CONTENTS TO STARTING ADDR-ESS (MICROMEM) OF MICROPROCESSOR MEMORY ON MAINFRAME TO LOCATE THE ADDRESS WHERE MFL CONTENTS IS TO BE MOVED.

SIMULATION OF "HLT" INSTRUCTION CAUSES TO BRANCH TO SUBROUTINE (OUTPORT)
TO OBTAIN THE APPROPRIATE DATA FROM
CONSOLE KEYBOARD. THE DATA "ENDS"
ENDS SIMULATION AND DATA "JUMP" CONTINUES SIMULATION. VECTOR ADDRESS
IS CONVERTED TO BINARY AND SET (MFPC)
WITH IT TO SIMULATE NEXT INSTRUCTION

ADD MEMORY POINTING REGISTER PAIR (MFH MFL) CONTENTS TO STARTING ADDR-ESS(MICROMEM) OF MICROPROCESSOR

```
MEMORY ON MAINFRAME TO LOCATE THE
                        8, ADRES
                                                         ADDRESS WHERE 'MFA' CONTENTS IS BE
                        0(1.8), MFA
              MVC
                        6, =F 1 1
                                                        MOVED.
              A
                        XEXT
              B
                        MFA . MFB
6, =F'1'
              MVC
MJVAB
              A
                        XEXT
              B
              MVC
                        MFA . MFC
JA VCM
                        6, =F 11
              A
              B
                        XEXT
              MVC
                        MFA . MFD
GAVEM
                        6, =F 1 1
              A
              B
                        XEXT
                        MFA . MFE
              MVC
MOVAE
                         6. =F 1 1
              A
                        XEXT
              B
              MVC
                        MFA , MFH
HAVCM
                         6,=F*1*
               A
                        XEXT
              B
                        MFA .MFL
6 .= F 1
               MVC
MOVAL
               A
                        XEXT
              B
                                                         ADD MEMORY POINTING REGISTER PAIR (MFH MFL) CONTENTS TO STARTING ADDR-
                         ADRES .=F .0 .
               MVC
MAVEM
                         ADRES+2(2), MFH
               MVC
                                                         ESS (MICROMEM) OF MICROPROCESSOR
               _ A
                         8. MICROMEM
                                                         MEMORY ON MAINFRAME TO LOCATE THE ADDRESS FROM WHERE ACCUMULATOR IS TO
                         8, ADRES
               A
                        MFA(1).0(8)
               MVC
                         6. =F 11
                                                           BE LOADED.
               A
               B
                         XEXT
                         MFA . MFA
AAVCM
               MVC
                         6, =F 1 1
                         XEXT
               B
                                                         MOVE REGISTER (MFB) TO A MEMORY LOCATION 'ADD' AND ZERO TO 'CYY' AND
                         ADD . = H . 0 .
               MVC
ADDB
                         ADD+1(1),MFB
               MVC
                                                         BRANCH TO A COMMON ROUTINE ADCOM.
TO PROCESS REST OPERATIONS.
                         CYY . = X . 00 .
               MVC
                         ADCOM
               B
                                                         MOVE REGISTER(MFC) TO A MEMORY LOCATION ADD' AND ZERO TO CYY' AND BRANCH TO COMMON ROUTINE ADCOM' TO
                         ADD .=H 0 .
               MVC
ADDC
                         ADD+1(1),MFC
               MVC
                         CYY .= X . 00 .
               MVC
                                                         PROCESS REST DPERATIONS .
                         ADCOM
               B
                                                         MOVE REGISTER(MFD) TO A MEMORY LOCA-
TION 'ADD' AND ZERO TO 'CYY' AND
BRANCH TO A COMMON ROUTINTE 'ADCOM'
TO PROCESS THE REST OPERATIONS.
                         ADD .= H* 0 .
               MVC
ADDD
                         ADD+1(1) . MF D
               MVC
                         CYY .= X . 00 .
               MVC
               B
                         ADCOM
                                                         MOVE REGISTER (MFE) TO A MEMORY LOTTION ADD AND ZERO TO CYY AND
                                                                                                           LOCA-
                         ADD,=H'0"
               MVC
ADDE
                         ADD+1(1), MFE
               MVC
                                                         BRANCH TO A COMMON ROUTINE ADCOM.
TO PROCESS THE REST OPERATIONS.
MOVE REGISTER(MFH) TO A MEMORY LOC
TION ADD AND ZERO TO CYY. AND
BRANCH TO A COMMON ROUTINE ADCOM.
                         CYY .= X . 00 .
               MVC
               B
                         ADCOM
               MVC
                         ADD ,=H'0'
HOCA
                         ADD+1(1).MFH
               MVC
               MVC
                         CYY . = X . 00 .
                                                         TO PROCESS THE REST OPERATIONS.
                         ADCOM
               В
                                                         MOVE REGISTER (MFL) TO A MEMORY LOCA
TION "ADD" AND ZERO TO "CYY" AND
               MVC
                         ADD .= H . 0 .
ADDL
                         ADD+1(1),MFL
               MVC
                                                         BRANCH TO A COMMON ROUTINE "ADCOM"
                         CYY .= X'00"
               MVC
                                                         TO PRCESS THE REST OPERATIONS.
                         ADCOM
               B
                                                         ADD MEMORY POINTING REGISTER PAIR
(MFH MFL) TO STARTING ADDRESS OF
MICROPROCESSOR MEMORY ON MAINFRAME
               MVC
                         ADD . = H . 0 .
 MOCA
                         ADRES .=F 0
               VVC
               MVC
                         ADRES +2 (2) , MFH
                                                         FROM WHERE DATA IS MOVED TO A MEMORY
                         8. MICROMEM
               LA
                                                         LOCATION 'ADD'. MOVE ZERO TO CYY
AND BRANCH TO A COMMON ROUTINE
'ADCOM' TO PROCESS THE REST OPERA-
                         8, ADRES
               VVC
                         ADD+1(1).0(8)
               MVC
                         CYY . = X . 00 .
                                                           TIONS .
                         ADCOM
               B
                                                         MOVE ACCUMULATOR CONTENTS TO MEMORY LOCATION ADD AND ZERO TO . CYY AND
                         ADD,=H.O.
 ADDA
               MVC
               MVC
                         ADD+1(1), MFA
```

```
CYY . = X . 00 .
           MVC
                  MODCA
           B
ADCB
           MVC
                  ADD . = H'0'
                  ADD+1(1),MFB
           MVC
           MVC
                  CYY(11, MFCY
                  ADCOM
           B
                  ADD .= H'0'
           MVC
ADCC
                  ADD+1(1),MFC
           MVC
                  CYY(1), MFCY
           MVC
                  ADCOM
           B
                  ADD . = H . 0 .
           MVC
ADCD
                  ADD+1(1),MFD
           MVC
           MVC
                  CYY(1), MFCY
                 - ADCOM
           B
                  400 += H 0 *
ADCE
           MVC
                  ADD+1(1),MFE
CYY(1),MFCY
           MVC
           M VC
           B
                  ADCOM
                  * O * H= , CCA
ADCH
           MVC
                  ADD+1(1),MFH
           MVC
                  CYY(1), MFCY
           MVC
           B
                  ADCOM
                  ADD . = H . 0 .
ADCL
           MVC
                  ADD+1(1), MFL
           MVC
                  CYY[11.MFCY
           MAC
                  ADCOM
           В
                  ADRES .= F'0"
ADCM
           MVC
                  ADD, =H 0
           MVC
           MVC
                  ADRES+2(2) . MFH
                  8, MICROMEM
           _A
           A
                   8, ADRES
           MVC
                  ADD+1(1),0(8)
                  CYY(1), MFCY
           VVC
                  ADCOM
           VVC
                  ADD .= H* 0*
ADCA
           MVC
                  ADD+1(1), MFA
                  CYY (1), MFCY
           MVC
                  ADCOM
           B
ADCOM
           MVC
                   SUB, =H'0"
                  HDUS, =H 0 0
           MVC
                   4. =F . 0.
           MVC
                  SUB+1(1) . MFA
           _ H
                  4 . ADD
           AH
                  4, SUB
           MVC
                  HJUS+1(1),CYY
                  4. HOUS
           AH
                   4. HOUS
           STH
                  MFA(1), HOUS+1
           MVC
           _ A
                   13 , SA VE
                  15. =V(ACFLGI)
                  3, = A( ADD, SUB, CYY)
                  14.15
           BALR
                  5.0(3)
           MVC
                  MFAC(1),0(5)
                  CYC .=H'O'
           VVC
           LA
                  13, SA VE
                   15, =V(SUBFLG)
                   3, = A(HOUS, CYC)
           LA
           BALR
                   14,15
                  5,0(3)
           MVC
                  MFZ(1),0(5)
                  5,4(3)
           MVC
                  MFS(11,0(5)
                  5,8(3)
                  HOUS, =X . DOFF
           NC
           LH
                   7. HOUS
```

BRANCH TO A COMMON ROUTINE 'ADCOM'
TO PROCESS THE REST OPERATIONS. MOVE REGISTER(MFB) TO A MEMORY LOCA-TION *ADD *AND CARRY FLAG TO *CYY* AND BRANCH TO COMMON ROUTINE *ADCOM* TO PROCESS THE REST OPERATIONS. MOVE REGISTER(MFC) TO A MEMORY LOCATION ADD AND CARRY FLAG TO CYY AND BRANCH TO COMMON ROUTINE ADCOM. TO PROCESS THE REST OPERATIONS. MOVE REGISTER(MFD) TO MEMORY LOCAT-ION "ADD" AND CARRY FLAG TO "CYY" AND BRANCH TO COMMON ROUTINE "ADCOM" TO PROCESS THE REST OPERATIONS. MOVE REGISTER(MFE) TO MEMORY LOCA-TION 'ADD' AND CARRY FLAG TO 'CYY' AND BRACNCH TO COMMON ROUT INE ADCOM TO PROCESS THE REST OPERATIONS.

MOVE REGISTER (MFH) TO MEMORY LOCATION 'ADD' AND CARRY FLAG TO 'CYY'
AND BRANCH TO COMMON ROUTINE 'ADCOM'
TO PROCESS THE REST OPERATIONS.

MOVE REGISTER(MFL) TO MEMORY LOCATION 'ADD' AND CARRY FLAG TO 'CYY'
AND BRANCH TO COMMON POUT INE 'ADCOM' AND BRANCH TO COMMON ROUTINE ADCOM'
TO PROCESS THE REST OPERATIONS.
ADD MEMORY POINTING REGISTER PAIR
(MFH MFL) TO STARTING ADDRESS OF
MICROPROCESSOR MEMORY ON MAINFRAME
FROM WHERE DATA IS MOVED TO MEMORY
LOCATION ADDI-LOCATION "ADD". MOVE CARRY FLAG TO "CYY" AND BRANCH TO COMMON ROUTINE "ADCOM" TO PROCESS THE REST OPERA-TIONS. MOVE ACCUMULATOR CONTENTS TO MEMORY LOCATION "ADD" AND CARRY FLAG TO CYY AND BRANCH TO COMMON ROUTINE *ADCOM* TO PROCESS REST OPERATIONS. ADD ACCUMULATOR (MFA) CONTENTS TO "ADD" AND "CYY". STORE THE RESULT "MFA". BRANCH TO A SUBROUTINE "ACFLGI" TO SET AUXILIARY CARRY (MFAC) AND THEN BRANCH TO ANOTHER SUBROUTINE(SUBFLG) TO SET THE FLAGS "MFZ", "MFS", "MFP" AND "MFCY".

```
7, =H 0 0
           CH
                   8, PADCOM
           BC
           MVC
                   MFP(1),0(5)
                   5,0(4)
PADCOM
                   MFCY(1),0(5)
6,=F*1*
           MVC
                   XEXT
           B
                   SJB,=H'0'
           MVC
SJBB
                   SUB+1(1), MFB
           MVC
                   CYY(1),=X*00*
           MVC
                   SUBCOM
           B
                   SUB .= H . Q .
SJBC
           MVC
                   SUB+1(1),MFC
CYY,=X'00'
           MVC
           MVC
           B
                   SUBCOM
                   SUB, = H'0'
           MVC
SJBD
                   SU3+1(1),MFD
           MVC
                   CYY .= X . 00 .
           MVC
                   SUBCDM
           B
                   SUB, = H'0'
           MVC
SJBE
           MVC
                   SU3+1(1), MFE
                   CYY .= X . 00 .
           MVC
                   SUBCOM
           B
           MVC
                   SUB , =H'0'
SJBH
           MVC
                   SJB+1(1),MFH
                   CYY,=X.00.
           MVC
                   SUBCOM
            VVC
                   SU3,=H'0'
SJBL
                   SUB+1(1), MFL
           MVC
                   CYY . = X . 00 .
            MVC
                   SUBCOM
                   ADRES,=F'0"
           MVC
SJBM
                   SUB . = H . 0 .
           MVC
                   ADRES+2(2), MFH
            MVC
            _ A
                   8. MICROMEM
                   8, ADRES
           A
                   SUB+1(1).0(8)
            MVC
            MVC
                   CYY . = X . 00 .
                   SUBCOM
           B
                   SU3,=H'0'
SJBA
            MVC
                   SUB+1(1),MFA
            MVC
                   CYY . = X . 00 .
            MVC
                   SUBCOM
           B
                   ADD . = H'0"
SJBCOM
           MVC
            MVC
                   "0"H=, 2UCH
                   4, =F .0.
            MVC
                   ADD+1(1), MFA
                   4. ADD
           LH
            SH
                   4.SUB
                   HJUS+1(1),CYY
            MVC
            SH
                   4. HOUS
            STH
                   4, HOUS
                   MFA(1), HOUS+1
            MVC
                   13, SA VE
           LA
                   15. =V(ACFLGD)
                   3, = A( ADD, SUB, CYY)
            _ A
            BALR
                   14,15
                   5.0(3)
            MVC
                   MFAC(1).0(5)
                   CYC ,=H'0'
            MVC
                   13, SA VE
            _ A
                    15, =V(SUBFLG)
            L
                    3, = A( HOUS, CYC)
           LA
            BALR
                    14,15
                   5.0(3)
            MVC
                   MFZ(1).0(5)
```

MOVE REGISTER(MFB) TO MEMORY LOCAT-ION "SUB" AND ZERO TO "CYY" AND BRANCH TO A COMMON ROUTINE SUBCOM TO PROCESS THE REST OPERATIONS.
MOVE REGISTER(MFC) TO MEMORY LOCATION 'SUB' AND ZERO TO 'CYY' AND BRANCH TO A COMMON ROUTINE "SUBCOM" TO PROCESS THE REST OPERATIONS.
MOVE REGISTER(MFD) TO MEMORY LOCATION 'SUB' AND ZERO TO 'CYY' AND BRANCH TO A COMMON ROUTINE "SUBCOM" TO PROCESS THE REST OPERATIONS.
MOVE REGISTER(MFE) TO MEMORY LOCATION 'SUB' AND ZERO TO 'CYY' AND BRANCH TO A COMMON ROUTINE SUBCOM'
TO PROCESS THE REST OPERATIONS.
MOVE REGISTER MFH TO MEMORY LOCATION SUB AND ZERD TO CYY' AND BRANCH TO COMMON ROUTINE "SUBCOM" TO PRCESS THE REST OPERATIONS.
MOVE REGISTER(MFL) TO MEMORY LOCATION 'SUB' AND ZERO TO 'CYY' AND BRANCH TO A COMMON ROUTINE 'SUBCOM' TO PROCESS THE REST OPERATIONS.
ADD MEMORY POINTING REGISTER PAIR
(MFH MFL) TO STARTING ADDRESS OF MICROPROCESSOR MEMORY ON MAINFRAME FROM WHERE DATA TO BE MOVED TO MEMO-RY LOCATION 'SUB' AND ZERO TO 'CYY' AND BRANCH TO A COMMON ROUTINE SUBCOM TO PROCESS THE REST OPERAT-IONS.
MOVE ACCUMULATOR CONTENTS TO MEMORY LOCATION SUB' AND ZERO TO 'CYY' AND BRANCH TO A COMMON ROUTINE 'SUBCOM' TO PROCESS THE REST OPERATIONS.
SUBTRACT 'ADD' AND 'CYY' FROM ACCUM-ULATOR. STORE THE RESULTS IN ACCUMU-LATOR. BRANCH TO A SUBROUTINE SUBFLED! TO SET AUXILIARY CARRY FLAG AND THEN BRANCH TO ANOTHER SUBROUTINE SUBFLG TO SET THE FLAGS MEZ', MES', MEP' AND MECY'.

	MVC	5,4(3) MFS(1),0(5)
	NC LH CH	5,8(3) HDUS,=X'00FF' 7,HDUS 7,=H'0'
	BC	8, 2 UB COM
PJBCOM	MVC	MFP(1),0(5) 5,0(4)
	MVC	MFCY(1),0(5) 6,=F*1*
SBBB	B	XEXT SJB,=H'0'
3300	MVC	SU3+1(1),MFB
	B	CYY(1),MFCY SUBCOM
S3BC	MVC	SUB .= H . 0 . SUB + 1 (1) . MFC
	MAC	CYY(1),MFCY
SBBD	HVC	SUBCOM SUB,=H'O'
	MVC	SUB+1(1),MFD CYY(1),MFCY
SBBE	B	SUBCOM SUB.=H'O'
33BE	MVC	SUB+1(1),MFE
	NVC B	CYY(1),MFCY SUBCOM
S3BH	MVC	SUB, =H'0' SUB+1(1), MFH
	MVC	CYY(1), MFCY
SBBL	M VC	SUBCOM SUB.=H'O'
	MVC	SUB+1(1),MFL CYY(1),MFCY
0204	В	SUBCOM
SBBM	AAC	ADRES,=F'0' SUB,=H'0'
	AVC	ADRES+2(2), MFH 8, MICROMEM
	A	8, ADRES
	MAC	SU3+1(1),0(8) CYY(1).MFCY
SBBA	B MVC	SUBCOM SUB,=H*O*
	MVC	SUB+1(1).MFA CYY(1).MFCY
	В	SUBCOM
AVAB	NC B	MFA(1),MFB ANCOM
AVAC	N C B	MFA(1),MFC
ANAD	NC	MFA(1),MFD
ANAE	NC	ANCOM MFA(1),MFE
HAVAH	B NC	ANCOM MFA(1),MFH
ANAL	B	ANCOM MFA(1),MFL
	В	ANCOM
ANAM	MVC	ADRES .= F'0' ADRES +2 (2), MFH
	A	8. MICROMEM 8. ADRES
	NC	MFA(1).0(8)
	В	ANCOM

MOVE REGISTER(MFB) TO MEMORY LOCAT-ION 'SUB' AND CARRY FLAG TO 'CYY' AND AND BRANCH TO A COMMON ROUTINE 'SUB-COM' TO PROCESS REST OPERATIONS. MOVE REGISTER(MFC) TO MEMORY LOCAT-ION 'SUB' AND CARRY FLAG TO 'CYY' AND BRANCH TO A COMMON ROUTINE "SUBCOM"
TO PROCESS THE REST OPERATIONS.
MOVE REGISTER(MFD) TO MEMORY LOCATION 'SUB' AND CARRY FLAG TO 'CYY' AND BRANCH TO A COMMON ROUTINE SUBCOM*
TO PROCESS THE REST OPERATIONS.
MOVE REGISTER MFE) TO MEMORY LOCATION 'SUB' AND CARRY FLAG TO 'CYY' AND BRANCH TO A COMMON ROUTINE "SUBCOM"
TO PROCESS THE REST OPERATIONS.
MOVE REGISTER(MFH) TO MEMORY LOCAT-ION 'SUB' AND CARRY FLAG TO 'CYY' AND BRANCH TO A COMMON ROUTINE "SUBCOM"
TO PROCESS THE REST OPERATIONS. MOVE REGISTER(MFL) TO MEMORY LOCAT-ION 'SUB' AND CARRY FLAG TO 'CYY' AND BRANCH TO A COMMON ROUTINE 'SUBCOM' TO PROCESS THE REST OPERATIONS.
ADD MEMORY POINTING REGISTER PAIR (MFH MFL) TO STARTING ADDRESS OF MICROPROCESSOR MEMORY ON MAINFRAME TO LOCATE ADDRESS FROM WHERE DATA IS TO BE MOVED TO MEMORY LOCATION 'SUB'
AND CARRY FLAG TO 'CYY' AND BRANCH
TO A COMMON SUBROUTINE 'SUBCOM' TO
PROCESS THE REST OPERATIONS.
MOVE ACCUMULATOR CONTENTS TO MEMORY LOCATION "SUB" AND CARRY FLAG TO CYY! AND BRANCH TO A COMMON ROUTINE SUBCOM. TO PROCESS REST OPERATIONS OGICAL AND OPERATION BETWEEN REGIS-TER (MFB) AND ACCUMULATOR. LOGICAL AND OPERATION BETWEEN REGISTER (MFC) AND ACCUMULATOR. LOGICAL AND OPERATION BETWEEN REGIS-TER (MFD) AND ACCUMULATOR. LOGICAL AND OPERATION BETWEEN REGIS-TER(MFE) AND ACCUMULATOR. LOGICAL AND OPERATION BETWEEN REGIS-TER(MFH) AND ACCUMULATOR. LOGICAL AND OPERATION BETWEEN REGIS-TER(MFL) AND ACCUMULATOR. ADD MEMORY POINTING REGISTER (MFH MFL) TO STARTING ADDRESS OF MICROPROCE SSOR MEMORY ON MAINFRAME. DATA FROM THAT ADDRESS IS USED FOR LOGICAL AND OPERATION WITH ACCUMULATOR.

```
LOGICAL AND OPERATION BETWEEN REGIS-
                 MFA(1), MFA
          VC
ANAA
                                        TER (MFA) AND ACCUMULATOR.
          B
                 ANCOM
                                        AUXILIARY CARRY (MFAC) IS SET TO 1.
          MVI
                 MFAC. X 01
ANCOM
                 LDGCOM
          B
                                        CARRY FLAG IS SET TO ZERO. BRANCH TO A SUBROUTINE "SUBFLG" TO SET THE FLAGS 'MFZ". "MFS" AND 'MFP".
LJGCOM
          IVM
                 MFCY, X . 00 .
                 CYC .=X*FFF0 *
          VVC
                 HJUS+1(1), MFA
          MVC
                 13, SA VE
          LA
          L
                 15, =V(SUBFLG)
                 3, =A(HOUS,CYC)
          _A
          BALR
                 14,15
                 5.0(3)
          MVC
                 MFZ(11,0(5)
                 5,04(3)
          MVC
                 MFS (11,0(5)
                 5.08(3)
                 HJUS. =X * 00FF
          NC
                 7, HOUS
          LH
                 7, =H 0
          CH
                 8, KOGCOM
MF > (11,0(5)
          BC
          MVC
          A
                 6,=F 1 1
KOGCOM
          B
                 XEXT
                                        LOGICAL EXCLUSIVE OR OPERATION BETW-
          XC
                 M=A(1), MFB
XZAB
                                        EEN REGISTER (MFB) AND ACCMULATOR.
          3
                 DXRCOM
                                        LOGICAL EXCLUSIVE-OR OPERATION BETW-
EEN REGISTER(MFC) AND ACCUMULATOR.
          XC
                 MFA(1), MFC
XRAC
                 DXRCOM
          B
                                        LOGICAL EXCLUSIVE-OR OPERATION BETW-
          XC
                 M=A(1), MFD
XRAD
                                         EEN REGISTER (MFD) AND ACCUMULATOR.
                 DXRCOM
          3
                                        LOGICAL EXCLUSING-OR OPERATION BETW-
          XC
                 MFA(1), MFE
XRAF
                                                              AND ACCUMULATOR.
                                         EEN REGISTER (MFE)
                 DXRCDM
          B
                                         LOGICAL EXCLUSIVE-OR OPERATION BETW-
          XC
                 M= 4(1), MFH
XZAH
                                        EEN REGISTER (MFH) AND ACCUMULATOR.
                 GXRCOM
          B
                                         LOGICAL EXCLUSIVE-OR OPERATION BETW-
          XC
                 MFA(1), MFL
XRAL
                                                             AND ACCUMULATOR.
                                         EEN REGISTER (MFL)
                 DXRCDM
          B
                                         LOGICAL EXCLUSIVE OR OPERATION BETW-
                 ADRES,=F.O.
          XC
MAFX
                                         EEN MEMORY CONTENTS AND ACCUMULATOR.
                 ADRES+2(2), MFH
          MVC
          _ A
                 8, MICROMEM
                 8, ADRES
          XC
                 MFA(1),0(8)
          B
                 DXRCOM
                                         LOGICAL EXCLUSIVE-DR OPERATION BETW-
                 MFA(1), MFA
          XC
XRAA
                                         EEN ACCUMULATOR AND ACCUMULATOR.
          B
                 DXRCOM
                                         LOGICAL OR OPERATION BETWEEN REGIST-
                 MFA(1), MFB
DRAB
          C
                                                  AND ACCUMULATOR.
                 DXRCOM
                                         ER (MFB)
          B
                                                  OR OPERATION BETWEEN REGIST-
                                         LOGICAL
                  MFA(1), MFC
          OC
DRAC
                                                  AND ACCUMULATOR.
                                         ER (MFC)
          B
                 DXRCOM
                                         LOGICAL
                                                  OR OPERATION BETWEEN REGIST-
                 MFA(1), MFD
DRAD
          JC
                                                  AND ACCUMULATOR.
                 DXRCDM
                                         ER (MFD)
          B
                                                  OR OPER TION BETWEEN REGIST-
                                         LOGICAL
          30
                  MFA(1), MFE
DRAE
                                                  AND ACCUMULATOR.
                                         ER (MFE)
          3
                 DXRCOM
                                                  OR OPERATION BETWEEN REGIST-
          DC
                 MFA(1), MFH
                                         LOGICAL
DRAH
                                                  AND ACCUMULATOR.
                                         ER(MFH)
                 DXRCDM
          B
                                                  OR OPERATION BETWEEN REGIST-
                                         LOGICAL
          OC
                  MFA(1),MFL
DRAL
                                         ER (MFL)
                                                  AND ACCUMULATOR.
                 DXRCOM
          B
                                                 OR OPERATION BETWEEN MEMORY
                 ADRES .=F'0"
                                         LOGICAL
           VVC
DRAM
                                         CONTENTS AND ACCUMULATOR.
                  ADRES+2( .2 ) , MFH
           MVC
          LA
                  8. MICROMEM
           A
                  8, ADRES
                 MFA(1).0(8)
           OC
                 DXRCDM
           B
                                         LOGICAL OR OPERATION BETWEEN ACCUMU-
           DC
                  MFA(1), MFA
AAFO
                                         LATOR AND ACCUMULATOR.
           B
                 OXRCOM
                                         SET AUXILIARY CARRY FLAG WITH D.
           IVM
                  MFAC, Xº 00
OKRCOM
                 LOGCOM
                                         MOVE REGISTER(MFB) CONTENTS TO MEMO-
                  SUB, = H' 0"
CMPB
           MVC
```

```
MVC
                   SUB+1(1),MFB
                   COMP
           B
CVPC
           MVC
                   SU3 .=H'0'
           MVC
                   SUB+1(1), MFC
                   COMP
           B
            MVC
                   SUB .= H'0'
CMPD
           MVC
                   SUB+1(1),MFD
                   COMP
           R
                   SUB , = H . 0 .
           MVC
CMPE
           MVC
                   SUB+1(1), MFE
           B
                   COMP
                   SUB ,=H* 0'
           MVC
CMPH
           MVC
                   SUB+1(1),MFH
                   COMP
           B
                   SJB ,=H'0'
CUPL
           MVC
            MVC
                   SUB+1(1),MFL
                   CHMP
           B
                   ADRES. =F 0
           MVC
CMPM
           MVC
                   SUB . = H . 0 .
           MVC
                   ADRES+2(2), MFH
                   8. WICROMEM
           LA
                   8, ADRES
            MVC
                   SUB+1(1),0(8)
                   COMP
           B
                   SJB .=H 0 *
            MVC
CAPA
                   SUB+1(1), MFA
           MVC
                   COMP
           R
COMP
           VVC
                   ADD . = H . 0 .
                   HJUS, =H '0'
           MVC
           MVC
                   ADD+1(1), MFA
           _H
                   4. ADD
                   4, SUB
           SH
           STH
                   4. HOUS
                   CYY .= X . 00 .
           MVC
           LA
                   13, SA VE
                   15, =V (ACFLGD)
                   3, = A( ADD, SUB, CYY)
           LA
           BALR
                   14,15
                   5.0(3)
                   MFAC(1),0(5)
CYC,=H'0'
            4 VC
            VVC
           _A
                   13, SA VE
                   15. =V (SUBFLG)
                   3, = A(HOUS, CYC)
           LA
           BALR
                   14, 15
                   5,0(3)
                   MFZ(1),0(5)
            MVC
                   5,4(3)
            VVC
                   MFS(1),0(5)
                   5,8(4)
                   HOUS, =X * OOFF *
           NC
                   7, HOUS
           _ H
           CH
                   7, =H'0"
                   8.PCOMP
           BC
                   MFP(1).0(5)
            MVC
                   5.0(4)
PCDMP
                   MFCY(11,0(5)
6,=F'1'
            MVC
            A
            B
                   XEXT
                   SUB, =H'1"
INCRM
            MVC
                   CYY . = X . 00 .
            MVC
                   13, SA VE
            _ A
                   15, =V (ACFLGI)
                   3, = A( ADD, SUB, CYY)
           LA
            BALR
                   14.15
```

RY LOCATION 'SUB' AND BRANCH TO 'SUB COM. TO PROCESS REST OPERATIONS. MOVE REGISTER(MFC) CONTENTS TO MEMO-RY LOCATION 'SUB' AND BRANCH TO 'SUB COM! TO PROCESS REST OPERATIONS . MOVE REGISTER(MFD) CONTENTS TO MEMO-RY LOCATION 'SUB' AND BRANCH TO 'SUB COM. TO PROCESS REST OPERATIONS. MOVE REGISTER (MFE) CONTENTS TO MEMO-RY LOCATION "SUB" AND BRANCH TO "SUB COM' TO PROCESS THE REST OPERATIONS.
MOVE REGISTER(MFH) CONTENTS TO MEMORY LOCATION 'SUB' AND BRANCH TO 'SUB COM. TO PROCESS REST OPERATIONS. MOVE REGISTER (MFL) CONTENTS TO MEMO-RY LOCATION 'SUB' AND BRANCH TO 'SUB COM. TO PROCESS REST OPERATIONS. MOVE MEMORY CONTENTS POINTED BY (MFH MFL) TO MEMORY LOCATION 'SUB' AND BRANCH TO 'SUBCOM' TO PROCESS THE REST OPERATIONS.

MOVE ACCUMULATOR CONTENTS TO A MEMO-RY LOCATION "SUB" AND BRANCH TO "SUB COM" TO PROCESS REST OPERATIONS. SUBTRACT "SUB" AND "CYY" FROM ACCUM-ULATOR CONTENTS. STORE THE RESULTS IN ACCUMULATOR. BRANCH TO A SUBROUT-INE "ACFLGD" TO SET AUXILIARY CARRY "MFAC" AND BRANCH TO ANOTHER SUBROU-TINE "SUBFLG" TO SET THE FLAGS "MFZ" "MFS", "MFP" AND "MFCY".

MOVE 1 TO SUB AND BRANCH TO A SUBRO-UTINE "ACFLGI" TO SET AUXILIARY CARRY(MFAC). BRANCH TO ANOTHER SUBR-OUTINE "SUBFLG" TO SET THE FLAGS MFZ

```
5,0(3)
MFAC(1),0(5)
            MVC
            MVC
                     CYC .= X FFF0 .
                     13 , SA VE
            LA
                     15, =V(SUBFLG)
                     3, = A(HOUS, CYC)
            LA
  )
                     14,15
            BALR
                     5,0(3)
MFZ(1),0(5)
            4 VC
                     5,04(3)
            MVC
                     MFS (1),0(5)
                     5,8(3)
                     HOUS, =X'OOFF'
            NC
                     7. HOUS
            LH
            CH
                     7, =H 0 0
                     8, [NRMD
MFP(1),0(5)
6,=F'1'
            BC
             MVC
INRMD
             A
                     XEX 1
            B
                                                  MOVE 1 TO MEMORY LOCATION 'SUB'
                                                                                               AND
             MVC
                     SUB , = H' 1'
                                                  BRANCH TO A SJBROUTINE "ACFLGO" TO
SET AUXILIARY CARRY "MFAC" AND THEN
BRANCH TO ANOTHER SJBROUTINE "SUBFLG
TO THE FLAGS "MFZ", "MFS", "MFP"
DECRM
                     CYY .= X . 00 .
             MVC
                      13, SA VE
            LA
                      15, =V (ACFLGD)
                     3, = A(ADD, SUB, CYY)
             A
                                                  AND "MFCY" .
                      14,15
             BA_R
                     5.0(3)
                     MFAC(11,0(5)
            MVC
                     CYC .= X'FFF0 '
             MVC
            LA
                      15, =V (SUBFLG)
                     3, =A(HOUS,CYC)
              A
            BALR
                     14,15
                     5,0(3)
             VVC
                     MFZ(1),0(5)
                     5.04(3)
MFS (11.0(5)
             MVC
                      5.08(3)
                     HOUS, =X'OOFF'
             NC
            LH
                      7, HOUS
                      7,=H'0'
             BC
                      8. DCRMD
                      MFP(1),0(5)
             MVC
                      6, =F' 1'
DCRMD
             A
                      XEX T
             B
                                                  THE CONTENTS OF MEMORY LOCATION POINTED BY 'MFH MFL' IS ADDED THE REGI-
             MVC
                      SB(4),=F'0"
DADCOM
                      8, =F 0 ·
                                                   STER PAIR AND THE NINETH BIT OF THE
                      53+2(21, MFH
             MVC
                                                   RESULT FROM THE RIGHT IS
                                                                                      CHECKED.
                      8.AD
                                                   SET CARRY FLAG WITH 0 IF IT IS O OTHERWISE SET WITH 1.
                      8, SB
             ST
                      8, AD
                      MFH(2), AD+2
             4 VC
                      AD . =X .00010000.
             NC
                      8. AD
             ō
                      8, =F . 0 .
             30
                      8, CYD 1
                      MFCY, X . 01 .
             MVI
                      CYD2
                      MFCY, X'00'
6, =F'1'
             IVP
CY D1
CYDZ
             A
                      XEXT
             B
                                                  LOAD PROGRAM COUNTER (MFPC) NEXT TWO INSTRUCTION BYTES.
                      ADRES .=F 0
JMP
             MVC
                      8, MICROMEM
             LA
             MVC
                      ADRES+2(2), MFPC
                      8, ADRES
             A
                      ADRES+3(1),0(8)
             MVC
                      8.=F'1"
```

```
MVC
                  ADRES+2(1).0(8)
           4 VC
                  MFPC(2),ADRES+2
          LA
                  8, MICROMEM
                  8, ADRES
           A
          LR
                  6.8
                  XEXT
          3
                                           IF FLAG IS I BRANCH TO "JMP" OTHER-
WISE BRANCH TO "JCOM3".
                  4, =F . 0 .
JCOM1
          Ēн
                  4, ADD
           CH
                  4. =H 1 1
                  JMP
          BE
                                           THE PROGRAM COUNTER IS UPDATED THRO-
UGH INCREASING ITS CONTENTS BY 2.
                  4, =F 0
JCOM3
                  6, =F 3
           A
                  4, =H 2
           _H
           AH
                  4.MFPC
                  4. MFPC
           STH
          B
                  XEXT
                  4, =F 0
                                           IF FLAG IS O BRANCH TO "JMP" OTHER-
JCOM2
                                           WISE BRANCH TO
                                                              · JCDM3' .
                  4 , ADD
           CH
                  4 , =H 0
                  JMP
           BE
           B
                  JCOM3
                  ADD .= H'0'
                                           JUMP IF SIGN FLAG IS 1.
           VC
NL
                  ADD+1(1) . MFS
           VVC
           B
                  JCOM1
                  ADD, =H'D'
           MVC
                                           JUMP IF CARRY FLAG IS 0.
JAC
                  ADD+1(1).MFCY
           MVC
                  JCDM2
           B
                                           JUMP IF ZERO FLAG IS D.
                  ADD .= H 0
           VVC
JYZ
           MVC
                  ADD+1(1).MFZ
                  JCOM2
           B
                  ADD ,=H*0 ADD+1(1),MFS
           MVC
                                           JUMP IF SIGN FLAG IS 0.
Jo
           MVC
                  JCDM2
           B
           MVC
                                           JUMP IF CARRY FLAG IS 1.
                  ADD . = H . 0 .
JC
           MVC
                  ADD+1(1),MFCY
                  JCOM1
           B
                                           JUMP IF PARITY FLAG IS EVEN.
JPE
           VVC
                  ADD,=H'0'
                  ADD+1(1) . MFP
           VVC
           8
                  JCOMI
                                           JUMP IF PARITY FLAG IS ODD.
           MVC
                  ADD . = H'0'
JPO
                  ADD+1(1),MFP
           MVC
                  JCDM2
           B
                                           JUMP IF ZERO FLAG IS 1.
           VVC
                  ADD .=H'O'
JZ
                  ADD+1(1),MFZ
           MVC
           B
                  JCDM1
                                           THE CONTENTS OF MEMORY POINTING REG-
           MVC
                  MEPC(1), MEH
PCHL
                                           ISTER PAIR (MFH MFL) IS LOADED TO
                  MFPC+1(1),MFL
           MVC
                  6 . =F 1 1
                                           PROGRAM COUNTER (MFPC) .
           A
                  XEXT
           B
CALL
                  5. =F 0 0
                                           THE NEXT TWO INSTRUCTION BYTE IS
                  4, =F .0.
                                           LOADED TO THE PROGRAM COUNTER AND THE ADDRESS OF THE NEXT INSTRUCTION
           4VC
                  ADRES, =F'0'
                                           IS STORED IN THE STACK.
                  8. MICROMEM
           LA
           VVC
                  ADRES+2(21, MFPC
                  8, ADRES
           A
           MVC
                  ADRES+3(1),0(8)
                  8. =F 11
           A
                  ADRES+2(1),0(8)
           MVC
                  5. MFPC
           _H
AH
                  5,=H'2"
                  5, MFPC
           STH
                  5. MFSP
           LH
```

5,=H'2"

5.MFSP 8.MICROMEM

5.8

SH

LA

```
MVC
                 0(1,5),MFPC+1
                  5. =F' 1"
          A
          MVC
                  0(1,5), MFPC
                  MFPC(2), ADRES+2
          MVC
          A
                  8. ADRES
          LR
                  6,8
                  XEXT
          B
                                         IF FLAG IS 1 BRANCH TO "CALL" OTHER-
                  4, =F . 0
CCOMI
                                         WISE BRANCH TO "CCOM3" .
                  4, ADD
          LH
                  4 . = H 1 1
          CH
                  8. CALL
          BC
          B
                  CCDM3
                                         IF FLAG IS O BRANCH TO "CALL" OTHER-
                  4. =F . 0.
CCDM2
          EH
                                         WISE BRANCH TO "CCOM3" .
                  4. ADD
                  4, =H 0
          CH
                  8, CALL
          BC
                                          THE PROGRAM COUNTER (MFPC) IS UPDAT-
                  6,=F 3
                                         ED THROUGH INCREASING ITS CONTENTS
BY 2.
CCOM3
          A
                  4, =H 2 *
          LH
                  4.MFPC
          AH
           STH
                  4, MFPC
                  XEXT
          B
                                         CALL IF CARRY FLAG IS 1.
                  ADD . =H'O'
CC
          MVC
                  ADD+1(1),MFCY
          MVC
                  CCOMI
          B
                                         CALL IF CARRY FLAG IS D.
           VVC
                  ADD , = H'0'
CNC
                  ADD+1(1).MFCY
           MVC
                  CCDM2
          B
                                         CALL IF SIGN FLAG IS 1.
                  ADD . = H . 0 .
           MVC
CI
           MVC
                  ADD+1(1),MFS
                  CCOMI
          B
                                         CALL IF ZERO FLAG IS 0.
           MVC
                  ADD , = H . O .
CNZ
                  ADD+1(1), MF Z
           MVC
                  CCDM2
           B
                                         CALL IF SIGN FLAG IS 0.
                  ADD ,=H*0*
           VVC
Ca
                  ADD+1(1),MFS
           MVC
                  CCDM2
           B
                                          CALL IF PARITY FLAG IS EVEN.
           MVC
                  ADD . = H . 0 .
CPE
                  ADD+1(1), MFP
           MVC
           B
                  CCDM1
                                          CALL IF PARITY FLAG IS ODD.
                  ADD ,=H'0'
           MVC
C>0
                  ADD+1(1),MFP
           MVC
                  CCDM2
           B
                                          CALL IF ZERO FLAG IS 1.
                  4DD .= H . O .
           MVC
CZ
                  ADD+1(1) . MF Z
           MVC
           B
                  CCDM1
                                          THE PROGRAM COUNTER IS LOADED FROM
           A
                  8. MICROMEM
RET
                                          THE LOCATION ADDRESSED BY STACK POI-
           MVC
                  ADRES+2(2), MFSP
                                          NTER. STACK POINTER IS INCREASED BY 2
                  8. ADRES
                  MFPC+1(1),0(8)
8,=F'1'
MF2C(1),0(8)
           MVC
           A
           MVC
                  5, MFSP
           LH
                  5, =H 2 2
           AH
           STH
                  5. MFSP
                  ADRES+2(2), MFPC
                  8. MICROMEM
           LA
                  8. ADRES
           A
           LR
                  6,8
                  XEXT
           B
                                          IF FLAG IS I BRANCH TO "RET" OTHER-
                  4. =F . 0.
RCOM1
           Ēн
                                          WISE BRANCH TO 'RCOM3'.
                  4. ADD
           CH
                  4, =H 1 1
                  8.RET
           BC
           B
                  RCDM3
                                          IF FLAG IS O BRANCH TO "RET" OTHER-
WISE BRANCH TO "RCOM3".
                  4. =F . 0.
RCOM2
           LH
                  4. ADD
```

	CH BC B	4, =F'0' 8, RET RCDM3	
RCDM3	A B	6. =F'1' XEXT	BRANCH TO DEBUGGER.
RC	MVC MVC B	ADD,=H'O' ADD+1(1),MFCY RCOM1	RETURN IF CARRY FLAG IS SE TO 1.
R 4	MVC VVC B	ADD,=H*0* ADD+1(1),MFS RCDM1	RETURN IF SIGN FLAG IS 1.
RVC	MVC	ADD .= H . 0 . ADD+1(1).MFCY	RETURN IF CARRY FLAG IS 0.
RNZ	MVC VVC	RCOM2 ADD •= H • O • ADD +1 (1) • MF Z	RETURN IF ZERO FLAG IS 0.
R3	MVC MVC	RCOM2 ADD ,=H*0* ADD +1 (1),MFS	RETURN IF SIGN FLAG IS 0.
R∍E	B MVC VVC	RCOM2 ADD,=H*O* ADD+1(1),MFP	RETURN IF PARITY IS EVEN.
R>0	NVC NVC	RCOM1 ADD.=H'O' ADD+1(1),MFP	RETURN IF PARITY IS ODD.
RZ	MVC VVC	RCOM2 ADD,=H*0* ADD+1(1),MFZ	RETURN IF ZERO FLAG IS 1.
POPCOM	B LH AH STH	RCDM1 4.=H 2* 4.MFSP 4.MFSP 6.=F 1*	STACK POINTER IS INCREMENTED BY 2.
хснб	8 VC M VC M VC M VC M V VC M	XEXT M(1),MFD N(1),MFE MFD(1),MFH MFE(1),MFL MFH(1),M MFL(1),N 6,=F'1"	THE CONTENTS OF (MFD, MFE) IS EXCHAN- GED WITH (MFH, MFL).
PJSHCOM	B L SH STH	XEXT 4,=F*0* 4,MFSP 4,=H*2* 4,MFSP 6,=F*1*	THE STACK POINTER IS DECREMENTED BY 2.
SPHL	MVC MVC	XEXT MFSP(1).MFH MFSP+1(1).MFL 6.=F'1' XEXT	THE CONTENTS OF REGISTER PAIR (MFH MFL) IS STORED IN THE LOCATION ADDR-ESSEDBY STACK POINTER.
XTHL	B MVC LA LR A VC A	ADRES,=F 0 ADRES+2(2),MFSP 8,MICROMEM 4,8 4,ADRES 0(1,4),MFL 4,=F 1 0(1,4),MFH	THE REGISTER PAIR (MFH MFL) IS EXCH- ANGED WITH THE DATA ADDRESSED BY THE STACK POINTER.
*	MVC A MVC A B	8, ADRES MFL(1),0(8) 8,=F*1* MFH(1),0(8) 6,=F*1* XEXT	

ICA	MVC	ADD , = H . O .	MOVE IMMEDIATE DATA TO "ADD" AND O TO "CYY" AND BRANCH TO ROUTINE
	A	6,=F'1' ADD+1(1),0(6)	ADCOM TO PROCESS THE REST OPERAT-
	MVC	CAA.=X.00.	I ONS.
	L	4,=F'1'	* P1127
	AH	4, MFPC	
	STH	4. MFPC	
	N VC	ADCOM ADD .=H 0	MOVE IMMEDIATE DATA TO "ADD" AND
ACI	A	6,=F*1*	CARRY FLAG TO CYY' AND BRANCH TO A
	MVC	ADD+1(1),0(6)	ROUTINE "ADCOM" TO PROCESS THE REST
	MVC	CYY(1), MFCY	OPERATIONS.
	L	4,=F*1*	
	STH	4.MFPC	
	В	ADCOM	
SJI	MVC	SUB , =H . 0 .	MOVE IMMEDIATE DATA TO "SUB" AND O
0.505	A	6. =F'1"	TO "CYY" AND BRANCH TO A ROUTINE
	MVC	SUB+1(1).0(6)	SUBCOM TO PROCESS THE REST OPERAT-
	MVI	CYY,X*00* 4,=F*1*	I UNS.
	ĀH	4.MFPC	
	STH	4.MFPC	
	В	SUBCOM	HOUS THEST ATE DATA TO ISURE AND
S31	MAC	SUB, =H'0'	MOVE IMMEDIATE DATA TO "SUB" AND CARRY FALG TO "CYY" AND BRANCH TO A
	N VC	6,=F'1' SUB+1(1),0(6)	ROUTINE 'SUBCOM' TO PROCESS THE REST
	MVC	CYY(1),MFCY	OPERATIONS.
	L	4. =F 11	
	AH	4, MFPC	
	STH	4.MFPC	
ANI	B	SU3COM 6,=F'1'	
441	NC	MFA(1),0(6)	LOGICAL AND OPERATION OF IMMEDIATE
	L	4, =F * 1 *	DATA WITH ACCUMULATOR.
	AH	4.MFPC	
	STH	4, MFPC	
XZI	B	ANCOM 6.=F.1.	LOGICAL EXCLUSIVE-OR OPERATION OF
	ХC	MF4(1),0(6)	IMMEDIATE DATA WITH ACCUMULATOR.
	L	4,=F 1 1	
	AH	4.MFPC	
	STH B	4.MFPC DXRCDM	
DR I	A	6. =F 1 1	LOGICAL OR OPERATION OF IMMEDIATE
	ac	MFA(1).0(6)	DATA WITH ACCUMULATOR.
	L	4,=F*1*	
	AH STH	4.MFPC	
	В	DXRCDM	
Col	MVC	SUB .= H . 0 .	MOVE IMMEDIATE DATA TO "SUB" AND
	A	6,=F*1*	BRANCH TO A ROUTINE COMP. TO PROC-
	MAC	SUB+1(1).0(6)	ESS THE REST OPERATIONS.
	A	4, =F'1' 4, MFPC	
	STH	4. MFPC	
	В	COMP	
RSTO	L	5, =F'0'	THE PROGRAM COUNTER CONTENTS IS STO- RED AT THE LOCATION ADDRESSED BY THE
	_H	5, MFSP	STACKPOINTER AND IT IS LOADED WITH
	SH STH	5, =H* 2* 5, MFSP	THE VECTOR ADDRESS (0000) H.
	_ A	8. MICROMEM	A MADE A MADE A MADE AND ADDRESS AND A SECURITION OF A SECURIT
	AR	5,8	
	MVC	0(1,5),MFPC+1	
	Ave	5,=F'1' 0(1,5),MFPC	
	MVC	JUL 137, MIPE	

	MVC	MFPC(2),=X*0000* RSTCOM	
RSTI	2	5,=F'0'	THE PROGRAM COUNTER CONTENTS IS STO-
	LH	5, MFSP	RED AT THE LOCATION ADDRESSED BY STACKPOINTER AND IT IS LOADED WITH
	SH	5,=H 2 2 5,MFSP	THE VECTOR ADDRESS (0008) H.
	LA	8.MICROMEM	
	AR	5,8	
	MVC	0(1.5).MFPC+1	
	A	5,=F'1'	
	MVC	0(1,5),MFPC MFPC(2),=X'0008*	
	В	RSTCOM	
RST 2		5. =F * 0 *	THE PROGRAM COUNTER CONTENTS IS STO-
	LH	5.MFSP	RED AT THE LOCATION ADDRESSED BY
	SH	5,=H*2*	STACKPOINTER AND IT IS LOADED WITH THE VECTOR ADDRESS (0010)H.
	STH	5,MFSP 8,MICROMEM	THE VECTOR ADDRESS COULOTH.
	AR	5.8	
	MVC	0(1,5),MFPC+1	
	A	5,=F'1"	
	MVC	0(1,5),MFPC	
	B	MFPC(2),=X'0010* RSTCOM	
RST3		5, =F 10 1	THE PROGRAM COUNTER CONTENTS IS STO-
	Ľн	5.MFSP	RED AT THE LOCATION ADDRESSED BY
	SH	5,=H°2°	STACKPOINTER AND IT IS LOADED WITH
	STH	5,MFSP	THE VECTOR ADDRESS (00181H.
	LA	8, MICROMEM 5, 8	
	AR MVC	0(1.5),MFPC+1	*
	A	5,=F'1'	
	MVC	0(1,5).MFPC	
	MAC	MFPC(2),=X*0018*	
DOTA	В	RSTCOM 5.=F'0'	THE PROGRAM COUNTER CONTENTS IS STO-
R5 T 4	Ľн	5, MFSP	RED AT THE LOCATION ADDRESSED BY THE
	SH	5,=H'2'	STACKPOINTER AND IT IS LOADED WITH
	STH	5.MFSP	THE VECTOR ADDRESS (0020)H.
	- A	8.MICROMEM	
	AR	5,8 0(1,5),MFPC+1	
	A	5,=F*1*	
	MVC	0(1,5),MFPC	
	MVC	MFPC(2),=X'0020'	
	8	RSTCOM	
R3 T 5	LH	5, =F*0* 5. MFSP	THE PROGRAM COUNTER CONTENTS IS STO-
	SH	5, MF3P 5, =H 2	RED AT THE LOCATION ADDRESSED BY
	STH	5. MFSP	STACKPOINTER AND IT IS LOADED WITH
	_ A	8. MICROMEM	THE VECTOR ADDRESS (0028)H.
	AR	5.8	
	MVC	0(1,5),MFPC+1 5,=F'1'	
	NVC	0(1,5),MFPC	
	MVC	MFPC(2) , =X 0028	
	В	RSTCDM	
R5 T 6	÷	5,=F'0'	THE PROGRAM COUNTER CONTENTS IS STO-
	LH	5, MFSP 5,=H 2*	RED AT THE LOCATION ADDRESSED BY STACKPOINTER AND IT IS LOADED WITH
	STH	5, MFSP	THE VECTOR ADDRESS (0030)H.
	_ A	8. MICROMEM	THE SERVICE SERVICES INVESTIGATION
	AR	5.8	
	MVC	0(1,5),MFPC+1	
	A	5,=F'1'	
	MVC	0(1.5),MFPC	

```
MFPC(2),=X'0030'
           MVC
           B
                  RSTCOM
                                           THE PROGRAM COUNTER CONTENTS IS STO-
                  5, =F 0 0
RST7
                                           RED AT THE LOCATION ADDRESSED BY
                  5. MFSP
           LH
                                           STACKPOINTER AND IT IS LOADED WITH
                  5, =H' 2"
           SH
                                           THE VECTOR ADDRESS (0038)H.
                  5. MFSP
           STH
           LA
                  8, MICROMEM
           AR
                  5.8
                  0(1,5),MFPC+1
5,=F'1'
           MVC
           A
                  0(1,5).MFPC
           MVC
                  MFPC(2),=X'0038'
           MVC
                  RSTCOM
           B
                  ADRES .=F . O.
           MVC
RS T CDM
                  ADRES+2(2) . MFPC
           MVC
                  8, ADRES
           A
                  6,8
XEXT
           LR
           B
                                           THE CONTENTS OF STACK ARE LOADED IN
                  ADRES .=F'0'
POPB
           MVC
                                                               AND MFB
                                           REGISTERS MEC.
                                                                           RESPECT IV-
                  8, MICROMEM
           LA
           MVC
                  ADRES+2(2), MFSP
                                           ELY.
                  8, ADRES
           A
           MVC
                  MFC(1),0(8)
                  8. =F' 1"
           A
                  MFB(11,0(8)
           MVC
                  POPCOM
           R
                                           THE CONTENTS OF THE STACK ARE LOADED
                  ADRES .=F 0
PJPD
           MVC
                                           IN REGISTERS 'MFE' AND 'MFD' RESPEC-
                  8. WICROMEM
            A
           VVC
                                           TIVE LY.
                  ADRES+2(2), MFSP
                   8. ADRES
           Δ
                  MFE(1),0(8)
8,=F'1'
           MVC
           A
                   WFD(1),0(8)
           VVC
                  >3>CDM
           B
                                           THE CONTENTS OF THE STACK ARE LOADED
                   ADRES .= F . 0 .
P3PH
           MVC
                   8. MICROMEM
                                           IN REGISTERS "MFL" AND "MFH" RESPEC-
           LA
                                           TIVELY.
           MVC
                   ADRES+2(2), MFSP
                   8. ADRES
           A
           MVC
                   MFL(1).0(8)
                   8, =F 1 1 *
           A
           MVC
                   MFH(11,0(8)
                   MODACE
           B
                                           THE CONTENTS OF THE STACK ARE LOADED IN PSW AND ACCUMULATOR RESPECTIVE-
POPPSW
                   ADRES .= F . O.
           MVC
                   8. MICROMEY
           LA
                                           LY. ALL THE FLAGS ARE SET WITH THE CORRESPONDING BIT OF THE PSW.
           MVC
                   ADRES+2(2), MFSP
                   8, ADRES
           A
           MVC
                   4F7 SW(1),0(8)
                   ADD . = H' 0"
           MVC
                   ADD+1(1), MFPSW
           MVC
                   4. ADD
           LH
           SLL
                   4.1
                   4.ADD
           STH
                   MFS(1),ADD
PSD(1),MFPSW
           MVC
           MVC
           NI
                   PSD . X 40
                   ADD ,=H*0*
           MVC
            VC
                   ADD+1(1).PSD
                   4. ADD
           _H
           SLL
                   4.2
           STH
                   4,ADD
            MVC
                   MFZ(1),ADD
                   PSD(11,MFPSW
           MVC
                   PSD . X 10.
           NI
           MVC
                   ADD . = H . O .
                   ADD+1(1).PSD
            MVC
                   4.ADD
           LH
```

```
SLI
                    4,4
                    4.ADD
            STH
                    MFAC(11,ADD
            VVC
                   PSD(1), MFPSW
PSD, X '04'
            MVC
           NI
                    ADD . = H . 0 .
            MVC
                    ADD+1(1),PSD
            MVC
                    4.ADD
            _H
SLL
                    4.6
                    4, ADD
MFP (1).ADD
            STH
            MVC
                   PSD(1),MFPSW
PSD,X'01'
            VVC
            NI
            MVC
                    ADD . = H' 0'
            MVC
                    ADD+1(1),PSD
            LH
                    4.ADD
            SLL
                    4.8
            STH
                    4,ADD
                    WFC Y( 1) .ADD
8, =F 1
            MYC
                    MFA(1),0(8)
            MVC
                    POPCOM
            B
                    4, =F 0
                                              THE CONTENTS OF REGISTER PAIR 'MFB
PJSHB
                                              MFC ARE STORED IN THE STACK.
            VVC
                    ADRES .= F'0"
                    8, MICROMEM
            A
            MVC
                    ADRES+2(2), MFSP
            A
                    8. ADRES
                    8, =F'1'
            S
                    0(1.8),MFB
8,=F*1*
            MVC
            S
            MVC
                    0(1,8),MFC
                    PUSHCOM
            B
                                              THE CONTENTS OF REGISTER PAIR 'MFD
PJSHD
                    4, =F 0 0 *
            MVC
                                              MFE ARE STORED IN THE STACK.
                    ADRES, =F'0"
                    8. MICROMEM
           LA
            MVC
                    ADRES+2(2), MFSP
            A
                    8, ADRES
                    8, =F 11
            S
                    0(1,8).MFD
8,=F'1'
            MVC
            S
                    011.81.MFE
            MVC
            B
                    PUSHCOM
                    4, =F . 0.
                                              THE CONTENTS OF REGISTER PAIR *MFH
PJSHH
            4VC
                    ADRES, =F '0'
                                              MFL ARE STORED IN THE STACK.
            LA
                    8. MICROMEM
                    ADRES+2(2), MFSP
                    8, ADRES
            A
                    8, =F 1 1
            S
                    0(1,8),MFH
8,=F'1'
           MVC
            S
                    0(1,8),MFL
            MVC
            В
                    PUSHCOM
                                              ALL THE 8085 FLAGS ARE INSERTED INTO THE "PSW" AND THE CONTENTS OF ACCUM-
ULATOR AND "PSW" ARE STORED IN THE
                    4. =F . O.
PJSHPSW
            MVC
                    ADRES,=F'0"
                    8. MICROMEM
           LA
            MVC
                    ADRES+2(2), MFSP
                                              STACK.
            A
                    8. ADRES
                    8. =F . 1.
            S
                    0(1,8),MFA
8,=F*1
            MVC
            S
                    MFD SW.X FE
           NI
                   MFPSW.MFCY
MK.=F 0
           DC
            VVC
                    MK+3(11, MFAC
            VC
                    4 . MC
            SLL
                    4.4
```

```
4. MK
             ST
                      MF SW . X EF
             IK
                      MFPSW(1).MK+3
MK,=F*0*
             DC
             MVC
                      MK+3(1),MFS
             MVC
                      4 . MK
             SLL
                      4,7
             ST
                      4 . MK
             NI
                      MFPSW.X 7F
                      MF SW(1) .MK+3
             OC
             MVC
                      MK+3(11, MFZ
             MVC
                      4 , MK
             SLL
                      4.6
                      4 . MK
             ST
                      MFPSW.X*BF*
MFPSW(1).MK+3
MK,=F*0*
             NI
             OC
             MVC
                      MK+3(1),MFP
             MVC
                      4 . MK
                      4.2
             SL_
             ST
                      4. MK
                      MFPSW,X*FB*
MFPSW(1),MK+3
             NI
             OC
                      0(1.8) . MFPSW
             MVC
                      PUSHCOM
             B
                      6, =F 1 1
EI
             A
             B
                      XEXT
                      6, =F* 1
             A
DI
                      XEXT
             B
                      4. =F 1 1
IN
                      4. MFPC
             AH
                      4. MFPC
             STH
                      INPT(4) .= C DSKT
             CLC
                      8. INA
             BC
                      INPT(4) .= C * KBRD *
             CLC
             BC
BC
                      8, INB
                      7. STOPC
                                                    IF INPUT PORT IS SIMULATED THROUGH
             _ A
                      13, SA VE
IVA
                       15, =V(SUBDSK)
                                                    DISKETTE BRANCH TO SUBROUTINE
                                                    (SUBDSK).
             BALR
                       14,15
                                                        IT IS SIMULATED THROUGH CONSOLE-
                       6, =F 1 21
                                                    IF
             A
                                                    KEYBOARD BRANCH TO SUBROUTINE
                      XEXT
13, SAVE
             B
                                                     (OUTPORT).
INB
             LA
                       15, =V(OUTPORT)
                       3, =F'0"
                      14,15
5,0(3)
TPK(2),0(5)
TPK(2),TTAB-X'C1'
PTL(3),TPK
TPK(2),PTL
             BALR
             MVC
             TR
              VVC
              PACK
                       MFA(1), TPK
6, =F 2
              MVC
              A
                       XEXT
              B
                                                    IF OUTPUT PORT IS SIMULATED ON LINE PRINTER THEN UNPACK PORT ADDRESS AND DATA, CONVERT TO EBCDIC FORM AND PRINT ON THE LINE-PRINTER. IF IT IS
                       4 . = F . 1 .
DIT
              ĀH
                       4, MFPC
                       4, MFPC
              STH
                       6, =F'1"
              A
                                                    SIMULATED UPON CONSOLE KEYBOARD THEN BRANCH TO SUBROUTINE "OUTPORT" TO
                       DUTPT(4) .= C PRNT
              CLC
                       7. OUTA
              BC
                                                    DISPLAY UPON CONSOLE.
                       XB(2),0(6)
XL(3),XB
              VVC
              UNPK
              MVC
                       XB(2).XL
                       XB(2),TRTAB-X'FO'
              TR
                       XC[2] .MFA
              MVC
```

```
XL (3) . XC
             JNPK
             MVC
             TR
                      XC(2),TRTAB-X*FO*
             MVC
                      DUTPUT(132) , SPACE
             MVC
                      DUTPUT(60) . OPRINT
             PUT
                      PRINT
             CLC
                      DUTCH (4) ,=C "CNSL"
DJTA
                      8.DUTB
             BC
             CLC
                      JUTPT(4),=C *PRNT*
             BC
                      7, STOPC
                      6, =F'1'
             A
             B
                      XEXT
DITB
             LA
                      13, SA VE
                      15, =V(OUTPORT)
                       3, = A ( MF A )
             BALR
                      14,15
                      6,=F111
             A
             B
                      XEXT
SIP08
             B
                      STOPB
                                                    BRANCHING TO STOP SIMULATION FOR
STP 10
             3
                      STOPB
                                                    INVALID OPCODE.
ST 18
                      STOPB
             8
STP 28
             В
                      STOPB
             В
                      STOPB
ST F38
STPCB
             B
                      STOPB
ST FD9
             B
                      STOPB
                      STOPB
ST3 DD
             B
STPED
             B
                      STOPB
ST FFD
             B
                      STOPB
STAT09
                      STOPA
                                                    BRANCHING TO STOP SIMULATION FOR
             B
                      STOPA
                                                    ILLEGAL COMMAND.
STAT11
             3
STAT14
             B
                      STOPA
                      STOPA
STAT15
             B
                      STOPA
STAT16
             B
* *
*
*
                                          xxxxxxxxxxxxx
                                                                                                         *
*
                                              DEBUGGER
*
                                          XXXXXXXXXXXX
                                                                                                         *
*
*
    THE COMMANDS THAT ARE USED TO SET THE COMMAND TABLE ARE UTILIZED*
BY THE DEBUGGER UNIT. THE DEBUGGER RECIEVES THE CONTROL AT THE END *
OF SIMULATION OF EACEH INSTRUCTION. DEBUGGING AND DIAGNOSIS ARE ACC*
*
*
    OMPLISHED IN THIS UNIT. THE DEBUGGER CAN PROVIDE THE MEMORY DUMP AND THE PRINTOUT OF REGISTERS CONTENTS USING SIGLE STEPPING OR BREAKPOINTS. THE LOADING, TRANSFERRING, SIMULATING AND DISPLAYING
*
*
*
    ETC. OF MICROPROCESSOR PROGRAM CAN ALSO BE DONE ACCORDING TO THE
*
    COMMANDS MENTIONED BY THE USER. THIS UNIT NORMALLY TRANSFERS THE **
CONTROL TO THE CONTROL PROGRAM TO SIMULATE NEXT INSTRUCTION, IF NO*
BREAKPOINT IS FOUND. A BREAKPOINT AT THIS POINT CAUSES TO BRANCH TO*
THE COMMAND PROCESSOR TO PROCESS THE NEXT COMMAN SET. *
*
*
*
*
XE(T
             SR
                      5,5
                                                    THE FLAG CONTENTS OF 'PBPCNT' IS
                                                    TESTED WHETHER BREAKPOINT PRINTING
IS REQUIRED AT THIS VALUE OF PROGRAM
COUNTER(MFPC). IF NO, BRANCH TO TEST
THE FLAG OF THE NEXT COMMAND TABLE
             SR
                      3,3
             SR
                      2,2
                      3. PBPCNT
             _H
                      3. =H . 0.
             CH
                      X CMC . 8
                                                    OTHERWISE GO TO SUBROUT INE(SUBBPP)
             BC
                      2. PBP TAB
             LA
                                                    FOR BREAKPOINT PRINTING.
             LH
                      5, MEPC
             CH
                      5.0(2)
BPNTP
             BC
                      8, BPPRNT
                      2,=F 2
             A
```

BCT

3. BPNTP

```
DMPX
           B
                   13, SA VE
BPPRNT
           _ A
                    15, =V(SUBBPP)
           BALR
                    14,15
                                              THE FLAG FOR MEMORY DUMP OS TESTED.
IS DUMP REQUIRED AT THIS VALUE OF
                    3, DMP CNT
DMPX
           _H
           CH
                    3, =H 0
                                              PROGRAM COUNTER (MFPC)
                                                                              IF NO.
                                                                                       BRA-
                    ADENT
           BE
                                              NCH TO TEST THE FLAG OF THE NEXT
                    2. DMP TAB
           LA
                                              COMMAND TABLE OTHERWISE GO TO THE
           CH
                   5, MEPC
                                              SUBROUTINE (SUBDMP) FOR RINTING THE
                    5,0(2)
DAPY
                                              MICROPROCESSOR MEMORY DUMP.
                    DYPZ
           BE
                    2. =F 2
            A
           BCT
                    3, DMP Y
                    ADENT
           В
                    3, MICROMEM
DMPZ
           LA
                   ADRES .= F'0"
ADRES+2 (2) , DMP START
            MVC
            MVC
           LR
                    2.3
                    2, ADRES
                    ADRES+2(2), DMPEND
            MVC
                    3, ADRES
            A
           LA
                    13 , SA VE
                    15, =V(SUBDMP)
                    14,15
3,DATCHT
           BALR
                                              THE FALG IS TESTED WHETHER PROGRAM/
ADENT
            _H
                                              DATA TO BE LOADED IN THE MICROPROC-
                    3, =F 0 0
            CH
                                              ESSOR MEMORY FROM COMMAND TABLE. IF
                    8, ADP SSF
            BC
                                              YES. COMPUTE THE LOADING ADDRESS
                                                                                         BY
            MVC
                    ADRES .= F'0"
                                              ADDING THE GIVEIN ADDRESS "ENTAD"
                                                                                           TO
                    5, 4E2C
            LH
                                              STARTING ADDRESS(MICROMEM) OF MICRO-
                    5, ATADR
            CH
                                              PROCESSOR MEMORY ON MAINFRAME AND PROGRAM/DATA CODE LOADED ACCORDINGLY IF NO. BRANCH TO TEST THE NEXT FLAG
                    7. A DP SSF
            BC
                    4. MICROMEM
            LA
            MVC
                    ADRES+2(2), ENTAD
                                              OF
                                                  THE NEXT COMMAND TABLE.
            A
                    4, ADRES
                    5, =A(MICROMEM+65536)
                    0(1.4).0(5)
4.=F*1*
            MVC
ENTA
                    5,=F'1"
            BCT
                    3.ENTA
                                              THE FLAG IS TESTED WHETHER SINGLE
                    5,5
ADPSSF
            SR
                                              STEP PRINTING IS REQUIRED. IF YES. BRANCH TO SUBROUTINE (SUBPRINT) FOR SINGLE STEP PRINTING OTHERWISE GO TO
            SR
                    3.3
                    $ SYSNT (3) .= C .000.
            CLC
                    PESAD
            BE
                                              TES 1 THE FLAG OF THE NEXT COMMAND
                    5, MEPC
            LH
                    5. PRN TADR
                                              TABLE.
            CH
                    4. PCSAD
            BC
                    5. TILADR
            CH
                    2, TCSAD
            BC.
SSPRNT
            LA
                    13. SA VE
                    SSTF(3) .= C'TNT'
            CLC
                    8. XYPRNT
            BC
            CNTRL
                    PRINT . SP . 2
                    SSTF(3),=C'TNT'
            MVC
                    15, =V(SUBPRINT)
XYPRNT
            BALR
                    14, 15
                                              WHETHER PROGRAM COUNTER(MFPC) IS TO
                    3, ATPC
PESAD
            -H
                                              BE SET. IF NO. BRANCH TO PROCESS
NEXT COMMAND TABLE OTHERWISE SET
                                                                                          THE
                    3, MEPC
                    7, ADD SST
            BC
                                              "MFPC" WITH ADDRESS STORED IN "WITH-
            LH
                    5,解ITHPC
                    5. MFPC
                                              PC.
            STH
                    SSCNT (3) .= C *000*
                                                   FLAG IS TESTED WHETHER SINGLE
                                              THE
ADDSST
            C_C
                                              STEP PRINTING IS REQUIERED. IF YES.
            BE
                    DAXP
                                              BRANCH TO SUBROUTINE (SUBPRINT) FOR
                    13, SA VE
SSTPRNT
            LA
                                              SINGLE STEP PRINTING OTHERWISE GO TO
TEST THE FLAG OF THE NEXT COMMAND
            CLC
                    3 TF(3),=C* TBT*
                    8. WXPRNT
PRINT, SP. 2
            BC
                                              TABLE.
            CNTRL
```

```
BPTF(3) .=C TBT
            MVC
                    15, =V (SUBPR INT)
WXPRNT
            BALR
                    14, 15
                    5. MAXNO
                                               WHETHER MAXIMUM NUMBER OF INSTRUCT-
MXAD
                                               ION STEPS HAVE BEEN EXECUTED. IF NO. BRANCH TO TEST THE FLAG OF NEXT
                    5,=F 0.
            BE
                    SBPAD
                                               COMMAND TABLE OTHERWISE STOP SIMULA-
TION GIVING APPROPRIATE MESSAGE.
                    4, PRESNO
                    4, =F 1 1
            4
                    4. PRE SNO
            ST
            CR
                    4,5
                    2.STOPG
            BC
                                              IS BRAKPOINT ENCOUNTERED. IF NO. BRANCH TO SIMULATE THE NEXT INSTRUCT-ION OTHERWISE GO TO 'NEXT' TO PROC-
SBPAD
            SR
                    5.5
            SR
                    3,3
                    3. SBPCNT
            LH
                    3, =H . 0.
                                               ESS THE NEXT COMMAND SET.
            CH
            BC
                    8. ZEXT
                    2. SBP TAB
            _A
                    5, MEPC
            LH
                    5,0(2)
BSTPA
            CH
            BE
                    BSTPB
                    2,=F 2
            A
            BCT
                    3,3STPA
            B
                    ZEXT
                    XL(3),MEPC
PL(5),XL
BS TPB
            MVC
            UNPK
            VVC
                    B>X(4),PL
                    BPX(4) TRTAB-X'FO'
DUTPUT(132) SPACE
            TR
            MVC
                    OUTPUT( 90) , BPRI M
            MVC
            CNTRL
                    PRINT, SP, 2
                    PRINT
            PUT
                    SSTF(3),=C'000'
            MVC
                    B>TF(3),=C'000'
            MVC
            B ·
                    NEXT
*********************
*
*
                                    xxxxxxxxxxxxxxxx
                                                                                              *
*
                                        ERROR HANDLER
*
                                    XXX XXXXXXXXXXXXXX
*
   ### AN ERROR DCCURS IN ANY OF THE PROGRAM UNITS THE CONTROL BRANC-*
HES TO THE ERROR HANDLER. EXECUTION OF THIS SECTION STOPS SIMULA- *
TION WITH APPROPRIATE ERROR MESSAGE FOR THE USER. THE ERROR HANDLER*
MAY BE CALSSIFIED INTO TWO CATAGORIES AS FOLLOWS. *
*
*
*
*
      1) COMMAND PROCESSOR ERROR ROUTINE
                                                                                              *
*
       2) CONTROL PROGRAM ERROR FOUTINE
                                                                                              *
*
                                                                                              *
水
                                                                             "STOPC",
    THE COMMAND PROCESSOR ERROR ROUTINES INCLUDE
                                                                 'STOPA'.
*
   *STOPD*, 'STOPE', 'STOPG', 'STOPL', AND CONTROL PROGRAM ERROR ROUTINES INCLUDE 'STOPB' AND 'STOPH'.
*
                                                                                              *
*
                                                                                              *
MVC
                    DUTPUT(132) , SPACE
STOPA
                    INV(25), INWORK
            YVC
                                               ROUTINE FOR ILLEGAL COMMAND.
                    JUTPUT(132) . INVC MND
            MVC
                    PRINT, SP.3
            CNTRL
            PUT
                    PRINT
            CLOSE DISKT .PRINT
            EOJ
STOPB
                                               ROUTINE FOR INVALID OPCODE
            MVC
                    TOK(2),0(6)
                    3. MICROMEM
            _ A
            SR
                    6,3
                    6,AD
P((2),AD+2
J(T(3),PK
            ST
            VVC
```

MVC

```
UNPK
                JKL (5), JKT
               TW9 (4), JKL
         MVC
                TMP(4), TRTAB-X FO
         TR
               PK(2), TPK
XL(3), PK
PK(2), XL
         MVC
         UNPK
         MVC
                PK(2), TR TAB-X'FO.
         TR
         CNTRL
               PRINT, SP.3
DUTPUT(1321, SPACE
         MVC
                DUTPUT(60), WPRNT
         MVC
                TNISC
         PUT
         CLOSE DISKT, PRINT
         EDJ
                                    ROUTINE FOR ILLEGAL OPTION.
         MVC
                DUTPUT( 132) .SPACE
STOPC
                DUTPUT( 70) . CPRI T
         MVC
         CNTRL
               PRINT, SF. 3
               PRINT
         PUT
         CLOSE DISKT PRINT
         EDJ
                                     ROUTINE FOR ABSENCE OF COMMAND TER-
                JUTPUT(132) ,SPACE
         MVC
STOPD
                                     MINATING SYMBOL.
                DUTPUT(100) DPRINT
         MVC
         CNTRL
               PRINT.SP.3
         PUT
               PRINT
         CLOSE DISKT, PRINT
         EDJ
                                     ILLEGAL INFORMATION FROM CONSOLE
STOPH
         MVC
                DUTPUT(132) .SPACE
                                     FOR "HLT" INSTRUCTION.
                DUTPUT( 90) , HPRINT
         MVC
         CNTRL
               PRINT, SP, 3
         PUT
                PRINT
         CLOSE DISKT, PRINT
         EOJ
                                     ROUTINE DECLEARS THE ERROR MESSAGE
                DUTPUT(132) ,SPACE
STOPE
         MVC
                                     WHEN NUMBER OF DATA EXCEEDS MICROP-
                DUTPUT(100) .EPRINT
         MVC
                                     ROCESSOR MEMORY SIZE.
         CNTRL
                PRINT, SP, 3
                PRINT
         PUT
         CLOSE DISKT, PRINT
         EOJ
                                     EXIT ROUTINE FROM ENDLESS LOOP.
                DUTPUT( 132) .SPACE
STOPG
         MVC
         MVC
                DUTPUT(50), PRINT
                PRINT, SP, 3
         CNTRL
                THIFF
         PUT
         CLOSE DISKT.PRINT
         EOJ
                                     ROUTINE FOR MICROPROCESSOR ADDRESS
STDP_
         MVC
                XL(31,JKT
                P_(5),XL
LX(4),PL
                                     EXCEPTION.
         UNPK
         MVC
                LX(4),TRTAB-X*FO.
         TR
         CNTRL
                PRINT, SP, 3
                DUTPUT( 132) , SPACE
         MVC
         MVC
                DUTPUT( 80), LPRINT
         PUT
                PRINT
         CLOSE DISKT, PRINT
         EDJ
********************************
                              DECLARATIVES
DS
                                     ADDRESS TABLE OF THE PROGRAM
ADNOP
         DC
                A_4(NOP)
         DC
                                     SEGMENTS OF MICROPROCESSOR
                A_4(LXIB)
                                     INSTRUCTIONS.
                A_4(STAXB)
                AL4(INXB)
         DC
         DC
                A_4([NRB)
         DC
                AL4(DCRB)
         DC
                AL4 (MVIB)
                AL4 (RLC)
         DC
```

```
A_4(STP08)
AL4 (DADB)
                                                AL4(LDA XB)
                                                AL4(DCXB)
A_4(INRC)
AL4(DCRC)
AL4(MVIC)
                                                AL4(RRC)
AL4(STP10)
                                               AL4(STP10)
AL4(STAXD)
AL4(INXD)
AL4(INRD)
AL4(DCRD)
AL4(DCRD)
AL4(RXD)
AL4(RXD)
AL4(RXD)
AL4(RXD)
                                              AL4(STP18)
AL4(DADD)
AL4(DAXD)
AL4(DCXD)
AL4(INRE)
AL4(DCRE)
AL4(RAR)
AL4(RAR)
AL4(RAR)
AL4(RAR)
AL4(SHLD)
AL4(INXH)
AL4(INXH)
AL4(INXH)
AL4(DCRH)
AL4(DCRH)
AL4(DADH)
AL4(DADH)
AL4(LHLD)
                                               AL4(LHLD)
AL4(DCXH)
AL4(INR L)
AL4(DCRL)
AL4(MVIL)
AL4(CMA)
AL4(SIM)
                                              AL4(SIM)

AL4(LXISP)

AL4(INXSP)

AL4(INRM)

AL4(INRM)

AL4(MVIM)

AL4(MVIM)

AL4(STC)

AL4(STC)

AL4(STP38)

AL4(DADSP)

AL4(DADSP)

AL4(LDA)

AL4(INRA)

AL4(INRA)

AL4(MVIA)

AL4(MVIA)

AL4(MVIA)

AL4(CMC)
                                              AL4(MVIA)
AL4(CMC)
AL4(MOVBB)
AL4(MOVBC)
AL4(MOVBE)
AL4(MOVBH)
AL4(MOVBH)
AL4(MOVBH)
AL4(MOVBH)
AL4(MOVBH)
AL4(MOVBH)
AL4(MOVBH)
AL4(MOVBH)
AL4(MOVCC)
```

DC DC DC	AL4(MOVCD) AL4(MOVCE) AL4(MOVCH) AL4(MOVCL)
DC DC DC DC	AL4(MOVCM) AL4(MOVCA) AL4(MOVDB) AL4(MOVDC) AL4(MOVDD) AL4(MOVDE)
000000000000000000000000000000000000000	AL4(MOVDH) AL4(MOVDL) AL4(MOVDM) AL4(MOVDA) AL4(MOVEB)
DC DC DC DC	AL4(MOVEC) AL4(MOVED) AL4(MOVEE) AL4(MOVEH) AL4(MOVEL)
DC DC DC	A_4(MOVEM) AL4(MOVEA) AL4(MOVHB) AL4(MOVHC) AL4(MOVHC)
DC DC DC	AL4(MOVHE) AL4(MOVHH) AL4(MOVHL) AL4(MOVHM) AL4(MOVHA)
DC DC DC DC	AL4(MOVLB) AL4(MOVLC) AL4(MOVLD) AL4(MOVLE) AL4(MOVLH) AL4(MOVLL)
DC DC DC	AL4(MOVLM) AL4(MOVLA) AL4(MOVMB) AL4(MOVMC) A_4(MOVMD)
DC DC DC	AL4(MOVME) AL4(MOVMH) AL4(MOVML) AL4(HLT) A_4(MOVMA)
DC DC DC	AL4(MOVAB) AL4(MOVAC) AL4(MOVAD) AL4(MOVAE) AL4(MOVAH)
DC DC DC	AL4(MOVAL) AL4(MOVAM) AL4(MOVAA) AL4(ADDB) AL4(ADDC)
	AL4(ADDD) AL4(ADDE) AL4(ADDH) AL4(ADDL) AL4(ADDM) AL4(ADDA)
00000	AL4(ADCB) AL4(ADCC) AL4(ADCD) AL4(ADCE)

```
DC
DC
                                                                                       AL4 (ADCH)
                                                                                       AL4(ADCL)
A_4(ADCM)
 DC
                                                                                    AL 4 ( A DC A )
AL 4 ( S UBB )
AL 4 ( S UBC )
AL 4 ( S UBH )
AL 4 ( S UBH )
AL 4 ( S UBH )
AL 4 ( S UBB )
AL 4 
 DC
 DC
DC
DC
 DC
DC
DC
DC
DC
DC
AL4(DRAB)
AL4(DRAC)
                                                                                       AL4 (DRAD)
                                                                                       AL4(DRAE)
AL4(DRAH)
                                                                                       AL4(ORAL)
AL4(ORAM)
                                                                                      AL4(CMPB)
AL4(CMPC)
AL4(CMPC)
AL4(CMPD)
                                                                                      AL4(CMPE)
AL4(CMPH)
A_4(CMPL)
AL4 (CMPM)
                                                                                      AL4(CMPA)
AL4(RNZ)
AL4(POPB)
                                                                                      AL4(JNZ)
AL4(JMP)
AL4(CNZ)
AL4(PUSHB)
  DC
  DC
  DC
                                                                                       AL4(ADI)
  DC
                                                                                       AL4(RSTO)
                                                                                      AL4(RZ)
AL4(RET)
AL4(JZ)
 DC
DC
DC
DC
                                                                                      AL4(STPCB)
AL4(CZ)
AL4(CALL)
```

```
DC
                    AL4(ACI)
            DC
                    AL4 (RSTI)
                    AL4 (RNC)
                    AL4 (POPD)
            DC
                    AL4(JNC)
            DC
            DC
                     AL 4 (DUT)
            DC
                     AL4 (CNC)
            DC
                    AL4(PUSHD)
AL4(SU[)
            DC
                     AL4(RST2)
                    AL4(RC)
                    AL4(STPD9)
AL4(JC)
            DC
            DC
            DC
                     AL4(IN)
                     AL4(CC)
            DC
                     AL4(STPDD)
            DC
            DC
                     AL4(SBI)
            DC
                     AL4(RST3)
                     AL4(RPO)
AL4(POPH)
            DC
            DC
                     AL4(JPD)
AL4(XTHL)
            DC
            DC
                     AL4(CPO)
AL4(PUSHH)
            DC
            DC
                     AL4(ANI)
            DC
                     AL4(RST4)
            DC
                     AL4 (RPE)
AL4 (PCHL)
            DC
            DC
                     AL4 (JPE)
AL4 (XCHG)
            DC
            DC
                     AL4 (CPE)
            DC
                     AL4(STPED)
AL4(XRI)
AL4(RST5)
            DC
            DC
            DC
            DC
                     AL4(RP)
                     AL4 (POPPSW)
            DC
                     AL4(JP)
                     AL4 (DI)
            DC
            DC
                     AL4(CP)
                     AL4(PUSHPSW)
            DC
            DC
                     AL4(DRI)
            DC
                     AL4(RST6)
                     AL4(RM)
            DC
            DC
                     AL4 (SPHL)
                     AL4(JM)
AL4(EI)
            DC
            DC
            DC
                     AL4 (CM)
                     AL4(STPFD)
            DC
                     AL4(CPI)
            DC
                     AL4(RST7)
A_4(ADPORT)
            DC
CUNADTAB
            DC
                     AL4(BEND)
AL4(BEXEC)
            DC
                     AL4(BPDMP)
AL4(BPSET)
            DC
            DC
                     AL4 (OPTION)
            DC
            DC
                     AL4 (BENTRT)
            DC
                     AL4(BPSETT)
                     AL4(BENTRF)
            DC
                     AL4(STATO9)
AL4(SETREG)
            DC
            DC
DC
                     AL4(STAT11)
                     AL4(BDUMP)
            DC
                     AL4(MXINST)
            DC
                     AL4(STAT14)
                     AL4(STAT15)
            DC
```

DRST7

ADDRESS TABLE OF COMMAND VALIDITY CHECKER&EXECUTOR.

```
AL4(STAT16)
AL4(STPBP)
            DC
            DC
                     AL 4 (PRNTBP)
                    AL4(PRSTEPP)
                    AL4(PRSSTF)
            DC
            DS
                    18F
SAVE
                    F.0.
CA
            DC
            DC
DC
DC
                    F.0.
53
                    H. 0.
HOUS
                    H. 0 .
CYC
                    F.0.
PRESNO
INPT
                    CL4
CL4
            DS
DJ5 PT
            DS
                    CL4
X'0'
X'0'
CL3
DJ TCN
            DS
            DC
CYY
            DC
RA
PKC
X_
            DS
                    CL3
PL
                    CL 5
            DS
            DS
DC
DC
ZERO
                    F.0.
                    X F OF 1F2F3F4F5F6F7F8F9C1C2C3C4C5C6 X O
TR AB
FLAG
                     X.0.
MF A
            DC
                    X.0.
X.0.
            DC
MFB
MF C
MFD
            DC
                    X 0 0 CL 2
MFE
            DC
            DS
MFH
            DC
                     CL3
            DS
            DC
                    X.0.
MFL
                    X.0.
MFS
            DC
                     X.0.
MFZ
MFAC
                     X*0*
            DC
DC
                    X.0.
MFP
ME S
                    X:0:
    SW
MK
            DC
JADD
            DS
            DC
DS
                    Xº0º
PS D
TPK
                    CL3
X'00
            DS
PTL
            DS
MASK
            DC
                     X FAFBFCFDFEFF
            DC
TTAB
            DC
DC
                    X FOF 1F2F3F4F5F6F7F8F9
K_T
ADRES
            DC
DC
                    F.0.
                    F.0.
SO RCE
                    F.0.
                    CL2
H.0
AK
            DS
            DC
DC
DC
ADD
                    H. O.
SJB
MFSP
                    H. 0 .
MEPC
                    H.0.
                    X
X
H•0•
            DS
M
            DS
MFPC
            DC
INPUT
            DS
                    CL 80
            DC
                    C.
                    CL132
DUTPUT
INWORK
DPRINT
            DS
                     CL80
            DS
                     OCL 60
                              8085 ACCUMULATOR CONTENT OUTPUTTING FOR PORT .
            DC
                    C.
                    CL 2
XB
                        IS .
```

```
DS
                 CL2
XC
                 20C*
          DC
                 OCL 70
CPR INT
          DS
          DC
                 C **** ERROR MESSAGE-
                 C. ILLEGAL OPTION OR OPTION MISSING *****
          DC
                 20C ·
                 OCL 80
LPR INT
          DS
                 C ***** ERROR MESSAGE-
          DC
                 C. 8085 MICROPR CESSOR ADDRESS .
          DC
                 CL4
          DS
LX
                    EXCEPTION****
                 C.
          DC
                 30C .
          DC
LAD
          DS
                 D
          DS
JAD
KAC
          DS
                 H
                 CL3
NAD
          DS
WPRNT
          DS
                 C***** ERRUR MESSAGE-
          DC
                 CL2
          DS
PK
                                            MA=
          DC
                 C' IS INVALID OPCODE
TYP
                 CL 4
                 C *****
          DC
                  20C*
          DC
                  OCL 132
INVCMND
          DS
                  C***** ERRUR MESSAGE-
          DC
                 CL 25
           DS
IVV
                 C.
                       INVALID COMMAND****
           DC
                  132C
SPACE
          DC
          DS
                  C_4
JK
                  CL 5
JKL
          DS
JXT
                 CL3
          DS
          DS
                 F
          DC
                 H. 0.
DPCA
                 H.O.
DP CB
          DS
                 H
                 H. 0.
ENTAD
          DC
           DC
                  H.O.
ATADR
                  F.0.
           DC
DATCNT
          DC
                  F.0.
DATADR
                  OCL 100
EPR INT
                  C **** ERROR MESSAGE- NO. OF DATA IN ENTRY MODE .
           DC
                  C'EXCEEDS MICROPROCESSOR MEMORY *****
           DC
           DC
           DS
                  H.O.
ATPC
           DC
          DC
DS
                  H. 0.
WITHPC
                  H.O.
ENTADE
           DC
                  H.O.
UPTIOPC
                  OCL 90
HPR INT
           DS
                                           DATA FROM CONSOLE FOR HALT IS
          DC
                  C*****ERROR MESSAGE-
                  C'ILLEGAL DR MISSING*****
           DC
                  20C .
                  0CL 90
49C
BOR INT
           DS
           DC
                  4C . 5.
           DC
                  C'BREAKPOINT OCCURED AT-
           DC
                  CL 4
           DS
BPX
                  4C $ $
           DC
                  50C .
           DC
                  C.000.
SPSNT
           DC
                  C.000.
SS NT
           DC
           DS
DMPSTART
           DS
                  H
DM FEND
           DS
                  H
                  H*0.
DMPCNT
           DC
DYPTAB
           DS
                  XL60
```

```
DS
                  D.0.
           DC
MX
                  F.0.
MAXNO
           DC
                  H. D.
SBPCNT
           DC
                  H.O.
PBPCNT
           DC
PRNTADR
          DC
                  H.O.
                  H. 0 .
TI LADR
          DC
PBPTAB
           DS
                  XL60
SBPTAB
           DS
                  XL60
DPR INT
                  OCL 100
          DS
                  C*****ERROR MESSAGE- DATA IN ENTRY MODE IS EITHER .
           DC
                                                             SIGN****
                  C'BLANK OR NOT ENDED WITH DOLLAR($)
           DC
                  50C .
           DC
           DS
                  OCL 50
GPR INT
                  C*****ERROR MESSAGE-
                                              EXECUTION EXCEEDS LIMIT ****
           DC
           DC
                  10C .
           DC
                  C.000.
SSTF
                  C.000.
BPTF
           DC
          LTORG
MICROMEM
          DS
                  64XL1024
           END
                  BEGIN
**********************************
*
                                                                                     *
                                   XXXXXXXXXXX
*
                                                                                     *
*
                                       ACFLGI
                                                                                     *
                                   XXXXXXXXXXX
*
*
     THIS IS A SUBROUTINE PROGRAM. THE AUXILIARY CARRY FLAG IS
                                                                            SET IN
*
                                                                             OPER-
   THIS PROGRAM SEGMENT FOR ADD AND INCREMENT OPERATIONS AMONG
          THESE DERANDS MAY BE REGISTERS OR MEMORY CONTENTS OR
                                                                             IMME-
*
   DIATE DATA.
                  THE OPERATION IS PERFORMED ON THE LEAST SIGNIFICANT
   NIBBLE OF 1 BYTE DATA. EACH DATA IS INSERTED INTO 2 BYTES OF MEM-
DRY AREA FOR HALF-WORD OPERATION. ALL THE NIBBLES EXCEPT THE LEAST
SIGNIFICANT ONE IS MADE ZERC AND THEN ADDED. THE FIFTH BIT OF THE
*
*
   RESULT FROM THE RIGHT IS ACCOUNTED WHICH REPRESENTS UE OF AXILIARY CARRY (MFAC). THE AUXILIARY CARRY IS OR O ACCORDING TO THE STATUS OF THAT BIT.
                                                                  THE ACTUAL
                                                                                VAL-*
                                                                                    1*
*
*
ACFLGI
           CSECT
           PRINT
                 NOGEN
                                          ALL THE REGISTERS ARE SAVED.
           STM
                  14,12,12(13)
           BALR
                  12.0
                                          R12 IS USED AS BASE REGISTER.
BEGIN
           USING
                  *,12
                  13, SA VE+4
           ST
                  5.0(3)
                                          THE OPERANDS OF ALU OPERATION IS
           MVC
                  ADD(2),0(5)
                                          EXTRACTED FROM MAIN PROGRAM AND STURED AT THE ADDRESS OF ADD AND
                  5.04(3)
           MVC
                  SUB (2),0(5)
                                          "SUB". CARRY FLAG(MFCY) IS STORED IN
                  5.08(3)
                                                   ALL THE NIBBLES OF THESE THR-
           MVC
                  CYY+1(11,0(5)
                                          · CYY .
                                                      THE LEAST SIGNIFICANT DNE
           VC
                  CYY .= X 0001 *
                                          EE EXECPT
                  ADD .= X . 000F .
           VC
                                          MADE O. (ADD)
                                                           IS LOADED IN R9 THROU-
                  SUB , = X . 000F .
                                          GH HALF-WORD OPERATION AND IS ADDED
           VC
                  9. =F . 0.
                                          WITH 'SUB' AND 'CYY'. THE FIFTH
                                          BIT OF THE RESULT FROM THE RIGHT CHECKED. IF IT IS ZERO 'MFAC' IS SET
           _H
                  9,ADD
           AH
                  9, SUB
                                          TO 0 OTHERWISE IT
                                                               IS SET TO 1.
           AH
                  9.CYY
                  9. ADD
           STH
                  ADD .= X 0010 .
           NC
                  9. ADD
           LH
```

CH

BE

MIC

9, =H'0"

AC(1),=X'01'

AC1

```
MVC
                       AC(1) .= X . 00 .
AC I
AC 2
                       3, =A[AC]
             LA
                                                     THE REGISTER CONTENTS ARE RESTURED
                       13 , SA VE+4
                                                      AND FINALLY RETURNS TO THE CALLING
                       14. 2. 12(13)
                       4, 12, 36(13)
                                                      PROGRAM.
             LM
              BR
                       14
                 DECLARATIVES
              DS
                       18F
              DS
             DC
                       H. 0.
ADD
                       H.O.
SJB
                       H.0.
              DC
CYY
                       X . 0 .
             DC
             END
                       BEGIN
                      ************
                                                                                                              *
*
                                              XXXXXXXXXXXX
                                                                                                              *
                                                 ACFLGD
*
                                                                                                              *
                                              XXXXXXXXXXX
*
*
       THIS IS A SUBROUTINE PROGRAM. THE AUXILIARY CARRY IS SET IN THIS
*
    PROGRAM SEGMENT FOR SUBTRACT AND DECREMENT OPERATION. THE DATA MAY *
BE THE REGISTER OR MEMORY CONTENTS OR IMMEDIATE DATA. THE OPERATION*
IS PERFORMED ON THE LEAST SIGNIFICANT NIBBLE OF 1 BYTE DATA. EACH *
    DATA IS INSERTED INTO 2 BYTE OF MEMORY AREA FOR HALF-WORD OPERATION*
AL_ THE NIBBLES EXCEPT THE LEAST SIGNIFICANT DNE IS MADE ZERO AND *
THEN SUBTRACTED. THE FIFTH BIT OF THE RESULT FROM THE RIGHT IS ACC-*
OUNTED WHICH REPRESENTS THE ACTUAL VALUE OF AJXILIARY CARRY(MFAC). *
THE AUXILIARY CARRY IS SET TO 1 DR 0 ACCORDING TO THE STATUS OF *
     THAT BIT.
ACFLGD
              CSECT
              PRINT
                       NOGEN
                                                       ALL THE REGISTERS ARE SAVED.
                        14.12.12(13)
              STY
                                                       R12 IS USED AS BASE REGISTER.
              BALR
BEGIN
                        12.0
              USING
                       *.12
                        13, SA VE+4
              ST
                                                       THE OPERANDS OF ALU OPERATION ARE
                        5.0(3)
                                                       EXTRACTED FROM MAIN PROGRAM AND STORED AT THE ADDRESS OF "ADD" AND SUB". CARRY FLAG(MFCY) IS STORED IN
              VVC
                        ADD(2),0(5)
                        5,04(3)
              MVC
                        SUB (21,0(5)
                                                       CYY . ALL THE NIBBLES OF THESE
THREE EXCEPT THE LEAST SIGNIFICANT
                        5,08(3)
                        CYY+1(1).0(5)
              MVC
                                                       IS MADE O. (ADD) IS LOADED IN R9 THROUGH HALF-WORD OPERATION AND
                        CYY .= X . 0001 .
              VC
                        ADD, = X 000F .
              NC
                                                       OTHER TWO ARE SUBTRACTED FROM IT.
THE FIFTH BIT OF THE RESULT FROM
THE RIGHT IS CHECKED. IF IT IS ZERO
MFAC! IS SET TO 3 OTHERWISE IT IS
                        SUB . = X . 000F .
              NC
                        9, =F . 0.
                        9, ADD
              SH
                        9. SUB
                                                       SET TO 1.
                        9.CYY
              SH
              STH
                        9. ADD
                        ADD . = X . 0010 .
              NC
              LH
CH
                        9. ADD
                        9, =H 0
              BE
                        AC1
              MVC
                        AC(1) .= X 01 .
              B
                        AC2
                        AC(1) .= X . 00 .
ACI
              MVC
                        3, =A(AC)
AC 2
              LA
                                                       THE REGISTER CONTENTS ARE RESTORED
                        13, SAVE+4
```

RAM.

_ M

LM

BR

14, 2, 12(13)

4,12,36(13)

14

AND FINALLY RETURNS TO CALLING PROG-

```
DECLARATIVES
SAVE
            DS
                     18F
             DS
                     H.O.
ADD
            DC
                     H.O.
SJB
            DC
                     H.O.
CYY
            DC
                     X . 0 .
            DC
AC
                     BEGIN
            END
*
                                                                                                     *
*
                                                                                                     *
*
                                          XXXXXXXXXXX
*
                                                                                                     *
                                              SUBFLG
                                                                                                     **
                                          XXXXXX XXXXXX
*
*
*
    THIS IS THE SUBROUTINE WHICH SETS ZERO FLAG(MFZ), SIGN FLAG(MFS), *
PARITY FLAG(MFP) AND CARRY FLAG(MFCY). THE RESULT OF THE ALU OPERA-*
TION IS USED TO DETERMINE THE THESE FLAGS. THE ACCUMULATOR CONTENTS*
*
*
*
    IS INSERTED INTO A HALF-WORD MEMORY LOCATION 'HOUS' .
CSECT
SJBFLG
             PRINT
                     NOGEN
                                                  ALL THE REGISTERS ARE SAVED.
R12 IS USED AS BASE REGISTER.
             STM
                     14,12,12(13)
            BALR
BEGIN
                     12,0
             USING
                    *,12
             ST
                     13. SA VE+4
                                                  ACCUMULATOR CONTENTS ARE EXTRACTED
                     4.0(3)
                                                  FROM MAIN PROGRAM AND STORED IN THE HALF-WORD LOCATION "HOUS" . ALL THE
             MVC
                     HJUS(21,0(4)
                     4.04(3)
                                                  BITS OF THE ACCUMULATOR CONTENTS ARE MADE ZERO EXCEPT THE LEAST SIGNIFIC-
             VVC
                     CYC(2).0(4)
             MVC
                     HJUSS (2) . HDUS
                                                  ANT EIGHTH BIT WHICH REPRESENTS THE SIGN FLAG. • MFS • IS SET TO 1 IF THIS BIT IS 1 OTHERWISE IT IS SET TO D.
                     HJUSS .= X . 00 80 .
             NC
                     9. HOUSS
             LH
                     9, =H'0
             CH
             BE
                     51
                     S(1),=X'01'
             MVC
             B
                     52
                     S(1) . = X . 00.
             MVC
51
                     HOUSZ (2) . HOUS
52
             MVC
                     4,=F 0
                                                  R4 IS LOADED WITH THE CONTENTS OF ACCUMULATOR AND CHECKED. 'MFZ' IS SET TO 1 IF THE CONTENTS IS 0 OTHER-
                     4. HOUSZ
             LH
             CH
                     4, = H 0 0
                     Z1
             BE
                                                  WISE IT IS SET TO 1.
             MVC
                     Z(1) .= X . 00.
                     Z2
Z(1),=X*01*
             B
             MVC
ZI
                     4.CYC
22
             LH
             CH
                     4, = X * FFF0 *
                     8, PAR 1
             BC
             MVC
                     HOUSC (2) , HOUS
                     4,=F.0"
                                                  THE NINETH BIT OF 'HOUS' CONTAING THE ALU OPERATION IS TESTED, IF IT IS 1 CARRY FLAG IS SET TO 1 OTHER-WISE IT IS SET TO 0.
             NC
                     HDUSC ,=X .01 00 .
                     4, HOUSC
            LH
             CH
                     4 . = H . O .
                     CYI
             BF
             MVC
                     CY(1) .= X .01 .
             B
                     CAS
                     CY(1),=X'00"
CY 1
             MVC
CY 2
                     4, = A(CY)
             LA
                     10, =F .8.
                                                  THE STAUS OF PARITY FLAG IS TESTED
PARI
                     5, =F . 0.
                                                  BY CHECKING EACH BIT OF THE ACCUMU-
                     7. =F . 0.
                                                  LATOR.
                     9, =F . 0.
                     HJUSP (2) , HDUS
```

MVC

```
AN(2) .HOUSP
PAR2
           4VC
                  AV . = X . 0 001 .
           NC
           LH
                  9. AN
                  9, =H'0'
           CH
                  8. PAR 3
           BC
                  7,=H'1"
           AH
                  5. HOUSP
PARS
           LH
           SRL
                  5,1
                  5. HOUSP
           STH
                  10.PAR2
           BCT
                  7. HOUS
           STH
                  HOUSP . = X . 00 01 .
           NC
                  7. HOUSP
           LH
           CH
                  7, =H 0 0
                  8, 7 AR 4
           BC
           VVC
                  P(1),=X.00*
                  PAR5
           B
                  P(1).=X'01'
3.=A(Z,S.P)
PAR4
           MVC
           LA
PAR5
                                          ALL THE REGISTER CONTENTS EXCEPT R3
ARE RESTORED • R3 CONTAINS THE ADDRESS
                  13, SA VE- 4
           LM
                  14, 2, 12(13)
                                             ALL THE FLAGS.
                  5, 12, 40(13)
                  14
           BR
                  DECLARATIVES
SAVE
           DS
                  18F
           DS
                  F
                  H. O.
HOUS
           DC
                  H.O.
CYC
           DC
HOUSS
                  H. O.
           DC
                  H. D.
           DC
HDJ SZ
                  H.O.
HJUSC
           DC
                  H. O.
           DC
HD USP
           DC
                  X . 00.
S
                  X .00.
Z
           DC
                  X . 00.
P
           DC
                  H.O.
CY
           DC
           DS
                  H. 0 .
AN
           DC
           END
                  BEGIN
*
                                                                                     *
```

XXXXXXXXXXXXX SUBPRINT XXXXXXXXXXXX

THIS SUBROUTINE IS INTENDED FOR SINGLE STEP PRINTING. AFTER SIMU-*LATING EACH INSTRUCTION WE AN FIND THE STAUS OF THE DIFFERENT MIC-* CROPROCESSOR REGISTERS DESIGNATED ON MAINFRAME. FOR DEBUGGING CONV-*
INIENCE PROGRAM COUNTER IS ADE TO REPRESENT THE ADDRESS OF INSTRU-*
CTI ON JUST SIMULATED. EIGHT BYTES OF PROGRAM IN HEXADECIMAL CODE * STARTING FROM THE MEMORY ADDRESS INDICATED BY PROGRAM COUNTER ARE SHOWN AGAINST IT. THE CONTENTS OF MICROPROCESSOR REGISTERS, FLAG STATUS AND STACK CONTENTS RESULTED IN AT THE END OF SIMULATING AN INSTRUCTION ARE SHOWN IN SINGLE STEP PRINTING. * 水 * *

SJBPRINT CSECT PRINT NOGEN MFA . MFSP . MI CROMEM EXTRN 14.12.12(13) STM BEGIN BALR 12.0 USING *,12

13. SA VE+4

ST

*

* *

*

* *

* *

* * *

*

* *

*

* *

> ALL THE REGISTERS ARE SAVED. R12 IS USED AS BASE REGISTER.

*

*

*

```
DPEN
                   PRINT
                   KLT,=F'0'
2,=A(MFSP)
            MVC
            MVC
                    S7K(2).0(2)
                    8. STK
           LA
            MVC
                    KLT+2(2), SPK
                    4, =A(MICROMEM)
            _R
                    3,4
            A
                    3.KLT
                    7. =F 4 4*
            MVC
                    PK(2),0(3)
                                               THE DATA CONTAINED IN STACK ARE UN-
SPW
                                               PACKED AND CONVERTED TO EBCDIC FORM
AND STORED AT THE ADDRESS CONTAINED
            UNPK
                    XL (3) .PK
                    PK(2) .XL
            MVC
                                               IN RB.
                    PK(2) . TR TAB-X FO'
            TR
            MVC
                    0(2.81.PK
                    8,=F'3"
            A
                    3,=F 11
            A
                                               THE STACK POINTING ADDRESS IS UNPAC-
            BCT
                    7 . SP W
                    ML (3) , SPK
                                               KED AND CONVERTED TO EBCDIC MODE IN
            MVC
                                               ·SP.
            UNPK
                    SM (5) . ML
            MVC
                    57 (41,SM
                    SP(4),TRTAB-X'FO'
PCK(2),2(2)
            TR
            MVC
                    K_T+2(2),PCK
            MVC
            A
                    4.KLT
            _ A
                    8, CODE
                    7.=F 8
                                               THE INSTRUCTION CODE STARTING FROM ADDRESS INDICATED BY THE PROGRAM
            MVC
                    PK (2) .0(4)
PEN
            UNPK
                    X_(3).PK
PK(2).XL
                                               COUNTER IS UNPACKED AND CONVERTED TO
            MVC
                                                          MODE AND STORED AT ADDRESS
            TR
                    P((2) .TRTAB-X'FO'
                                               EBCDIC
                                               CONTAINED IN RB.
            MVC
                    Q(2,8),PK
                    8, =F 3*
            A
                    4,=F'11
            A
            BCT
                    7.PCW
                                               THE PROGRAM COUNTER CONTENTS IS
                    ML(3).PCK
SM(5),ML
                                               UNPACKED AND CONVERTED TO EBCDIC
            MVC
                                               MODE IN PC.
            UNPK
                    PC(4) .SM
            MVC
                    PC(4),TRTAB-X'FO'
            TR
            _ A
                    8, REG
            -
                    2. = A (MFA)
                    7.=F 5
                                               THE CONTENTS OF MICROPROCESSOR
GENERAL PURPOSE REGISTERS AND ACCUM-
ULATOR ARE UNPACKED AND CONVERTED
                    P((2),0(2)
X_(3),PK
PK(2),XL
PK(2),TRTAB-X*F0*
            MVC
REGW
            YENL
            MVC
                                               TO EBCDIC MODE AND STORED AT THE
            TR
                    0(2.8).PK
8.=F*5
                                               ADDRESS CONTAINED R8.
            MVC
            A
                    2,=F'1"
            A
            BCT
                    7. REGW
                    2, =F 2
            A
            MVC
                    PK(2),0(2)
                    XL(3).PK
PK(2).XL
            UNPK
            MVC
                    PK(2) . TR TAB-X FO'
            TR
                    0(2,8),PK
8,=F'5'
            VVC
            A
                    2, =F 4 4
            A
            MVC
                    PK(21,0(2)
                    X_(3).PK
PK(2).XL
            UNPK
            MVC
            TR
                    PK(2), TRTAB-X'FO.
            MVC
                    012,81.PK
            A
                    2. =F'1"
                    7. =F . 5.
                    8. FLAG
            LA
```

'n

```
ALL THE FLAG VALJES ARE UNPACKED AND CONVERTED TO EBCDIC MODE.
                        P((2).0(2)
XL(3).PK
PK(2).XL
P((2).TRTAB-X'FO'
              MVC
F_AGW
              UNPK
              MVC
              TR
              MVC
                        0(1.8).PK+1
                        8, =F 5
                        2. =F'1"
                        7.FLAGW
DUTPUT(132) .SPACE
DUTPUT(132) .SST
              BCT
              MVC
              MVC
                        THISC
              PUT
              CLOSE
                       PRINT
                         13. SA VE+4
14.12.12(13)
              BR
                                                         THE REGISTERS CONTENTS ARE RESTORED
                                                         AND RETURNS TO CALLING PROGRAM.
                         14
                        14
CL3
CL2
18F
F*0*
C_2
CL3
CL5
0CL132
X-
              DS
              DS
DS
DC
DS
SAVE
KL T
              DS
ML
SM
              DS
                                                         RECORD FOR SINGLE STEP PRINTING.
              DS
SST
                                    PC=
               DC
                        CL4
              DS
DC
DS
PC
                        CL2
CIDE
                        C_2
C_2
C_2
              DS
DC
DS
DC
DS
DC
DS
                        CL2
C-2
C-2
              DS
DC
DS
                        CL2.
                        CL2
CL2
CL2
CL2
CL2
               DC
               DS
                                    A=*
               DS
DC
DS
DC
REG
                             B= .
                             C= .
                         CL2
               DS
                        DC
                             D= .
               DS
               DC
                             E= .
               DS
               DC
                             H= *
               DS
               DC
                             L=
               D S
                                    S= .
               DS
F_AG
               DC
DS
DC
                               Z = *
                              AC =
               DS
DC
DS
                               P = "
                              CY=
               DS
```

DC

SP=

```
53
           DS
                   C . - .
           DC
                   CL2
STK
           DS
                  C
           DC
                   CL2
           DS
                  C. .
           DC
                  CL2
           DS
           DC
                   C_2
           DS
                   132C · ·
SPACE
           DC
           DC
                   X FOF 1F 2F 3F 4F 5F 6F 7F 8F 9C1 C2 C3 C4 C5 C5
TRTAB
           DS
PCK
PRINT
           DTFPR DEVADDR=SYSLST, IDAREA1=OUTPUT, BLKSIZE=132, CONTROL=YES
           PRMOD
                  CONTROL=YES
DUTPUT
           DS
                   CL 132
           END
                   BEGIN
***************
                                                                                         *
                                     XXXXXXXXXXX
*
                                                                                         *
                                        SUBDMP
*
*
                                     XXXXXXXXXXX
                                                                                         本
                                                                                         *
*
*
   THIS SUBROUTINE IS DEVELOPED FOR PRINTING THE DUMP OF THE MICROP-*
ROCESSOR MEMORY DESIGNATED IN MAINFRAME. IN THE MAIN PROGRAM THE *
*
*
   DUMP START ADDRESS HAS BEEN LOADED IN R2 AND DUMP END ADDRESS IN R3*
THE DATA CONTAINED IN THE MEMORY BETWEEN THESE ADDRESS ARE SHOWN IN *
THE DUMP PRINT.
*
*
*
SJBDMP
           CSECT
           PRINT
                  NOGEN
           EXTRN
                   MICROMEM
                   14,12,12(13)
                                            ALL THE REGISTERS ARE SAVED.
           STY
                                            R12 IS USED AS BASE REGISTER.
BEGIN
           BA_R
                   12.0
           USING * . 12
           ST
                   13, SA VE+4
                   THIFE
           OPEN
                   PRINT, SP, 2
DUTPUT(132), SPACE
           CNTRL
                                            THE FIRST LINE IN THE MEMORY DUMP
           MVC
                                            CONTAINS THE SERIAL NO. IS PRINTED.
                   DUTPUT( 100) . SLN
           MVC
                   PRINT
           PUT
                   5,2
           LR
                   8, =A(MICROMEM)
           SR
                   5.8
                   MENN(17) DUMP
           MVC
                                            THE PROGRAM COUNTER CONTENTS IS
                   5, 3KC
MEMD1
           STH
                   M_(3) .PKC
SM(5) .ML
                                            UNPACKED AND CONVERTED TO EBCDIC
           MVC
                                            MODE IN PC .
           UNPK
                   PC(4).SM
PC(4).TRTAB-X FO
           MVC
           TR
                   7.=F 8.
                   4,4
           SR
                   8. MEMW
           LA
                                            THE MEMORY DATA IS SERIALLY PROCESS-
ED. EACH OF THESE DATA IS UNPACKED
AND CONVERTED TO EBCDIC MODE AND
STORED AT THE LOCATION ADDRESSED BY
                   P((2).0(2)
XL(3).PK
PK(2).XL
MEMD2
           MVC
           UNPK
           MAC
                   P<(2), TRTAB-X'FO'
           TR
                   0(2.8).PK
4,=F*1*
           MVC
                                            R8.
           A
                   8.=F.3"
           A
                   2,=F 11
                   7. MEMD2
           BCT
                   4. =F 16"
                   8. MEMD3
           BC
           A
                   8. =F 3.
```

```
7, =F . 8.
                  MEMD2
           B
           MVC
                  DUTPUT( 132) . SPACE
MEM D3
                  DUTPUT( 951 . DUMP
           MVC
           PUT
                  PRINT
           CR
                  2,3
           BC
                  2. MEMD4
                  5,=F'16'
MENN(17),SPACE
           A
           MVC
                  MEMD1
           B
           CLOSE
                  PRINT
MEMD4
                                           REGISTERS ARE RESTORED AND BRANCHES
                   13, SAVE+4
                                           TO THE CALLING PROGRAM.
                   14, 12, 12(13)
                   14
           BR
                                           DUTPUT WORK AREA FOR PRINT.
DUTPUT
           DS
                  C_132
           DS
                  H
P
                   C.MEMORY DUMP
DJMP
           DC
                                           REGISTERS SAVE AREA.
           DS
                   18F
SAVE
                   CL3
M_
SV
           DS
                   CL5
           DS
                   CL 2
PK
           DS
                  CL3
DEVADDR=SYSLST.IOAREAI=OUTPUT.BLKSIZE=132.CONTROL=YES
           DS
           DTFPR
PRINT
           PRMOD
                   CONTROL =YES
                                            THE RECORD OF THE FIRST LINE OF THE
                  0C_100
39C
S_NO
           DS
                                           MEMORY DUMP.
           DC
           DC
           DC
                  C'1"
2C'
C'2"
           DC
DC
DC
DC
DC
DC
                   SC. 3.
                   C 4 .
                   2C .
           DC
                   C.5.
                   20 .
           DC
DC
                   C.6.
                   2C.
           DC
                   C 7 *
                   C 8 C 9
           DC
           DC
                   2C.
           DC
           DC
DC
DC
DC
                   3C.
                   C.B.
                   20
                   C.D.
           DC
           DC
                   2C.
           DC
                   2C •
           DC
           DC
                   20C*
           DC
                   OCL 95
13C
                                            RECORD FOR MEMORY DUMP PRINT.
DJMPL
           DS
           DC
                   CL17
C'MA=
MEMN
           DS
           DC
PC
            DS
                   C
           DC
                   CL2
MEMW
            DS
```

C. .

DC

```
CL2
CL2
CC2
             DC
             DS
             DC
                      CL2
             DS
             DC
                      C. .
                      C_2
             DS
             DC
                      CL2
             DS
             DC
                      C. .
                      CL2
             DC
                      CL2
             DS
                      4C .
             DC
             DS
                      CLZ
                      C.
                           .
             DC
                      CL2
             DS
                      C.
             DC
                      C-2.
             DS
             DC
                      CL2
             DS
             DC
                      C-2
             DS
             DC
                      C-2
             DS
             DC
             DS
                      CLZ
                      C
             DC
                      20C •
             DS
             DC
                      132C.
SPACE
             DC
                                                    BLANK SPACE
                      X F OF 1F 2F 3F 4F 5F 6F 7F 8F 9C 1C2 C3 C4 C5 C5
TRIAB
             DC
             END
                      BEGIN
*
*
                                             XXXXXXXXXX
                                                                                                          本
*
                                             12
                                                                                                          *
                                                 SUBIN
**
                                                                                                          *
                                             XXXXXXXXXX
                                                                                                          *
*
    THE EXECUTION OF "IN" COMMAND CAUSES TO BRANCH TO THIS SUBROUTINE*
WHEN INPUT PORT IS SIMULATED THROUGH DISKETTE THE DATA OF THE INPUT*
PORT ARE PROCESSED AND STORED IN THE COMMAND TABLE BY EXECUTING *
THIS SUBROUTINE. SINCE WE HAVE KEPT THE PROVISION OF 16 PORTS IN A *
PROGRAM, SO THIS SUBROUTINE CONSISTS OF 16 INDIVIDUAL PRGRAM SEGM- *
ENTS. THE PROCEDURE OF PROCESSING THE DATA IN ALL SEGMENTS IS SAME.*
A T BLE IS EASTABLISHED TO CONTAIN THE ADDRESS OF THIS PROGRAM SEG-*
MENTS (NOWN AS THE PROGRAM SEGMENT ADDRESS TABLE. EACH ADDRESS IN *
*
*
*
*
*
*
*
    THE TABLE IS 4 BYTES LONG.
*
SJBIN
             CSECT
             PRINT
                      NOGEN
                      PAD00, PAD01, PAD02, PAD03, PAD04, PAD05, PAD06, PAD07, PAD08
             ENTRY
             ENTRY
                      PADO9, PADOA, PADOB, PADOC, PADOD, PADOE, PADOF
             STM
                       14,12,12(13)
                                                    ALL THE REGISTERS ARE SAVED.
BEGIN
             BA_R
                       12,0
                                                    R12 IS USED AS BASE REGISTER.
             USING
                      *,12
             ST
                      13. SA VE+4
                      8,0(3)
                      7. POR TAD
             A
                                                    THE PORT ADDRESS IS CONVERTED TO BI-
             MYC
                      <_T,=F*0'
                                                    NARY AND PACKED. THE PACKED ADDRESS
                                                    IS MULTIPLIED BY 4 AND ADDED TO STA-
RTING ADDRESS OF THE PROGRAM SEGME-
             MVC
                      TPK(2),5(8)
             TR
                      TOK(2),TTAB-X'C1'
                                                    NT ADDRESS TABLE TO OBTAIN THE ADDR-
                      PT_(3), TPK
TPK(2), PTL
             MVC
                                                    ESS OF THE CORRESPONDING SEGMENT.
             PACK
```

```
KLT+3(1), TPK
             MVC
                      5.KLT
                      4,=F .4.
             M
                      7.5
             AR
                      7,0(7)
             L
                      8, =F . 8.
             A
             BR
                                                   ALL THE DATA ARE PROCESSED SERIALLY. EACH OF THE POR DATA IS CONVERTED
                      4. =F * 23 *
COTRCS
             LA
                      5. ADP 00
                      5, PAD 00
TPK(2), 0(8)
TPK(2), =C'$$'
                                                   TO BINARY AND PACKED AND STORED IN
             ST
                                                   THE COMMAND TABLE.
             MVC
A3 1
             CLC
             BC
                      8, AB2
                      T>K(2),TTAB-X'C1'
PTL(3),TPK
TPK(2),PTL
             TR
             MVC
             PACK
             CLI
                      TOK . X .FF
                      2,STDPB
0(1,5),TPK
5,=F'1
             MVC
             A
                      8,=F'3"
             A
             BCT
                      4. AB1
             ST
                      3. CNTOO
432
                      13, SA VE+4
                                                    THE REGISTERS CONTENTS ARE RESTORED
             _4
                      14.12.12(13)
                                                    AND RETURNS TO THE CALLING PROGRAM.
             BR
                      14
                      4, =F * 23
PORTOL
                      5, ADP 01
                      5, PAD 01
             ST
                      TPK(2),0(8)
BB 1
             MAC
             C_C
BC
                      8.3B2
                      TPK(2), TTAB-X'C1'
PTL(3), TPK
TPK(2), PTL
             TR
             MVC
             PACK
             CL I
BC
                      TOK . X FF
                      2,STOPB
0(1,5),TPK
5,=F'1'
             MVC
             A
                      8, =F . 3.
             A
                      4, BB1
             BCT
                      3. CNT01
832
             ST
             L
                      13, SA VE+4
                      14, 12, 12(13)
             LM
             BR
                      14
                      4.=F 23
PORTO2
                      5.ADP 02
5.PAD 02
TPK(2).0(8)
             LA
             ST
C3 1
             MVC
                      TPK(2),=C'$$
             CLC
             BC
                      8, CB2
                      T'K(2),TTAB-X'C1'
PTL(3),TPK
T'PK(2),PTL
             TR
             MVC
             PACK
             C_I
BC
                      TOK . X .FF
                      2.STDPB
0(1.5).TPK
5.=F'1
             MVC
             A
                      8, =F' 3
                      4, CB1
             BCT
C32
             ST
                      3, CNT02
                       13, SA VE+4
             _ 4
                       14,12,12(13)
             BR
                       14
                      4, =F 1 23 1
PORTO3
```

5. ADP 03

LA

```
5.PAD03
               ST
                         TPK(2),0(8)
TPK(2),=C'$$
               MVC
081
               C_C
BC
                          8,DB2
                         TPK(2),TTAB-X'C1'
PTL(3),TPK
TPK(2),PTL
               TR
               MVC
               PACK
CLI
BC
                          TOK . X FF
                         2,STOPB
0(1,5),TPK
5,=F'1'
               MVC
               A
                          8.=F 3
               A
                          4. DB1
               BCT
                          3, CNT03
D32
               ST
                          13 . SA VE+4
               LM
                          14,12,12(13)
                          14
               BR
PORTO4
                          4 ,=F * 23 *
               LA
ST
                         5, ADP 04
5, PAD 04
                         TPK(2),0(8)
TPK(2),=C'$$'
E3 1
               MVC
               CLC
                         8,EB2
TPK.C
               BC
               CLI
                         8, STOPD
TPK(2), TTAB-X'C1'
PTL(3), TPK
TPK(2), PTL
               BC
               TR
               MVC
               PACK
                         TPK , X 'FF'
2, STOPB
0(1,5), TPK
5,=F'1'
8,=F'3'
               CL I
               MVC
               A
               A
               BCT
                          4, EB1
E32
               ST
                          3. CNT04
                          13 , SA VE+4
                          14,12,12(13)
               BR
                          4, =F 23
PORTO5
                          5. ADP 05
               LA
                          5,PAD05
TPK(2),0(8)
               ST
FB1
               MVC
                          TPK(2),=C'$$
               CLC
                          8,FB2
T-K,C
               BC
               CL I
BC
TR
                         8,STOPD
TPK(2),TTAB-X*C1*
PTL(3),TPK
TPK(2),PTL
               MVC
               PACK
                          TPK,X'FF'
2,STOPB
0(1,5),TPK
5,=F'1'
               CL I
               MVC
               A
                          8. =F . 3.
               A
                          4,FB1
               BCT
                          3, CNT 05
FB2
               ST
                          13. SA VE+4
               L
               LM
                          14, 12, 12(13)
               BR
                          14
                          4 .= F 23
PORTO6
               LA
ST
                          5. ADP 06
                          5. PAD 06
                          TPK(2),0(8)
TPK(2),=C'$$"
GB 1
               MVC
               CL C
BC
                          8, GB2
                          TOK.C.
                CLI
```

```
8,STOPD
TPK(2),TTAB-X'C1'
PTL(3),TPK
TPK(2),PTL
               BC
               TR
               MVC
               PACK
               C_I
BC
                          TOK,X FF
                          2,STOPB
0(1,5),TPK
5,=F'1'
                MVC
                A
                          8, =F . 3.
                A
                          4. GB1
               BCT
                          3. CNT06
GB 2
                ST
                          13. SA VE+4
                          14, 12, 12(13)
               LM
                          14
               BR
                          4, =F * 23 *
PORTO7
               _A
ST
                          5.ADP 07
                          5,PAD 07
TPK(2),0(8)
TPK(2),=C'$$'
                MVC
HB 1
                C_C
               BC
                          8. HB2
                          TPK,C' *
8,STOPD
TPK(2),TTAB-X'C1*
               CLI
               BC
                TR
                          PTL(3),TPK
TPK(2),PTL
TPK,X'FF'
2,STOPB
0(1.5),TPK
5,=F'1'
                VVC
               PACK
               CL I
                MVC
                A
                          8, =F . 3.
                A
                BCT
S 1
                          4. HB1
                           3, CNT07
HB2
                           13, SA VE+4
                LM
                           14,12,12(13)
                BR
                           14
                           4,=F 1 23
PORTO8
                L
                ST
                           5. ADP 08
                           5. PAD 08
                           T2K(2),0(8)
T2K(2),=C'$$'
                MVC
J31
                CLC
                          8, JB2
TPK,C*
                BC
                CL I
                          TPK,C"

8,STOPD

TPK(2),TTAB-X'C1'

PTL(3),TPK

TPK(2),PTL

TPK,X'FF'

2,STOPB

0(1,5),TPK

5,=F'1'

8.=F'3'
                TR
                MVC
                PACK
                C_I
BC
                MVC
                A
                           8, =F 3
                A
                           4, JB1
                BCT
                           3, CNT 08
J32
                ST
                           13. SA VE+4
                           14.12.12(13)
                BR
                           14
                           4, =F . 23 .
PORTO9
                L
                           5. ADP 09
                LA
                           5. PAD 09
                           TPK(2),0(8)
TPK(2),=C'$$'
K31
                MVC
                CLC
                BC
                           8, KB2
                           TPK.C.
                CLI
                           8, STOPD
TPK(2), TTAB-X*C1*
                BC
                TR
                MVC
                           PTL (31. TPK
```

```
PACK
                        TPK(2),PTL
                        TPK.X FF
              C_II
              MVC
                        0(1,5),TPK
5,=F'1
              A
                        8, =F 131
              A
              BCT
                        4 . KB1
KB2
                        3, CNT09
              ST
                        13, SA VE+4
              L
              _ M
BR
                        14,12,12(13)
                        14
                        4, =F 23
PORTOA
                        5 . A DP 04
              ST
                       5, ADOA
TPK(2), O(8)
TPK(2), = C'$$'
              MVC
L31
              CLC
                        8,LB2
TPK,C
              BC
              CLI
                       8,STOPD
TPK(2),TTAB-X*C1*
PTL(3),TPK
TPK(2),PTL
              BC
              TR
              VVC
              PACK
                       TPK,X FF 2, STOPB
              CL I
BC
                        0(1,5),TPK
5,=F'1'
              MVC
              A
                       8,=F . 3.
              A
              BCT
                       4.LB1
LB2
              ST
                        3. CNTOA
                        13, SA VE+4
                        14,12,12(13)
                        14
              BR
                        4,=F 23
PORTOB
              L
                       5. ADP OB
              ST
                       5, PADOB
                       TPK(2),0(8)
TPK(2),=C'$$'
MB1
              MVC
              CLC
                       8, MB2
T-K.C.
              BC
              CL I
                       8, STOPD
T'K(2), TTAB-X'C1'
TL(3), TPK
TPK(2), PTL
              TR
              MVC
              PACK
                       TPK,X'FF'
2,STOPB
0(1,5),TPK
5,=F'!
              CL I
BC
              MVC
              A
                       8, =F . 3.
              A
              BCT
                        4, MB1
MB2
              ST
                       3, CNT03
                        13, SA VE+4
              _ 4
                        14,12,12(13)
              BR
                        14
                        4, =F . 23 .
PURTOC
              L
              ST
                       5. ADP OC
                       TPK(2),0(8)
NB L
              MVC
                       T'K(2),=C'$$
              CLC
              BC
                       8.NB2
                       TPK . C .
              CLI
                       8, STOPD
              BC
                       TOK(2),TTAB-X°C1
              TR
                       PTL(3), TPK
TPK(2), PTL
TPK, X FF
              MVC
              PACK
              CLI
                       2, STOPB
```

```
MVC
                          0(1.5), TPK
                          5, =F 11
               A
                          8, =F . 3
               A
               BCT
                          4. NB1
                          3. CNTOC
NB2
               ST
                          13, SA VE+4
                          14, 12, 12(13)
               LM
               BR
                          4, =F 23
PURTOD
                          5. ADP OD
5. PAD OD
               LA
                          TPK(2),0(8)
TPK(2),=C'$$
P31
               MVC
               CLC
                          8,PB2
TPK,C
               BC
               CL I
                          8, STOPD
                         8,510PD
TPK(2),TTAB-X'C1'
PTL(3),TPK
TPK(2),PTL
TPK,X'FF'
2,5TDPB
0(1,5),TPK
5,=F'13'
               TR
               MVC
               PACK
               CL I
               MVC
               A
                          8. =F'3"
               BCT
                          4. 3B1
                          3, CNT 0D
13, SA VE+4
P32
               ST
               LM
                          14.12.12(13)
               BR
                          14
                          4 .=F 23
PURTOE
               L
               ST
                          5, ADP OF
                          5.PAD OE
               NVC
CLC
BC
CLI
                          T'K(2),0(8)
T'K(2),=C'$$'
Q31
                         8,QB2
TPK,C''
8,STOPD
TPK(2),TTAB-X'C1'
PTL(3),TPK
TPK(2),PTL
               BC
               TR
               MVC
               PACK
                          TPK,X'FF'
2,STDPB
               CL I
BC
                          0(1,5),TPK
5,=F'1'
               MVC
               A
                          8, =F . 3.
                A
                          4,QB1
               BCT
                          3. CNTOE
QB 2
               ST
                          13, SA VE+4
14, 12, 12(13)
               L
               LM
               BR
                          14
                          4 .=F . 23
               LA
PORTOF
                          5, ADP OF
               ST
                          5. PADOF
                          TPK(2),0(8)
R31
                MVC
               CLC
BC
                          T>K(2),=C'$$
                          8.RB2
                          TPK .C .
               CL I
                          8. STOPD
                          T2K(2),TTAB-X*C1*
PTL(3),TPK
T2K(2),PTL
               TR
               MVC
               PACK
                          TPK,X'FF'
2,STOPB
0(1,5),TPK
5,=F'1'
               CLI
BC
               MVC
                A
                          8, =F . 3.
                A
```

```
BCT
                  4. RB1
RB2
           ST
                  3, CNTOF
                  13, SA VE+4
           EM
                  14,12,12(13)
           BR
                  P((2),TPK
X_(3),PK
PK(2),XL
                                           ERROR ROUTINE FOR INVALID OPCODE.
STOPB
           MVC
           UNPK
           MVC
                  PK(2) .TRTAB-X FO.
           TR
           CNTRL
                  PRINT, SP, 2
                  DUTPUT(132) . SPACE
           MVC
                  DUTPUT(80) BPRINT
           MVC
                  PRINT
           PUT
           CLOSE PRINT
           EOJ
           MVC
                  DUTPUT(132) .SPACE
STOPD
                  DUTPUT( 100) .DPR INT
           MVC
           CNTRL
                  PRINT, SP. 2
                  PRINT
           PUT
           CLOSE PRINT
           EDJ
           DS
                  OCL 80
BPR INT
                  C.
           DC
                           ERROR MESSAGE-
                  CL2
PK
           DS
                  C' IS INVALID OPCODE
           DC
DOR INT
           DS
                   OC_100
                  Ci
           DC
                                               DATA IN ENTRY MODE IS .
                           ERROR MESSAGE-
                  C'BLANK OR NOT ENDED WITH DOLLAR SIGN.
                  20C .
           DC
           DS
                  AL4(PORTOO)
PORTAD
                                           PORT PROGRAM SEGMENT ADDRESS TABLE.
                  AL4(PORTOI)
           DC
           DC
                  AL4(PORTO2)
                  AL4(PORTO3)
           DC
                  AL4(PORTO4)
                  AL4(PORTOS)
           DC
                  AL4(PORTO6)
AL4(PORTO7)
           DC
           DC
           DC
                  AL4(PORTOS)
AL4(PORTOS)
           DC
           DC
                  AL4(PORTOA)
           DC
                  AL4(PORTOB)
                  AL4(PORTOC)
                  AL4(PORTOD)
           DC
           DC
                  AL4 (POR TOE)
           DC
                  AL4(PORTOF)
                  X FAFBFCFDFEFF
TTAB
           DC
                  C.
           DC
                  X F OF 1F 2F 3F 4F 5F 6F 7F 8F 9 1
           DC
DUTPUT
           DS
                   CL 132
SA VE
           DS
                   18F
                  F'0*
C_2
CL3
F'0*
K_
           DC
           DS
PIL
           DS
PADOO
           DC
           DC
PA EO 1
                  F.0.
PAD02
           DC
           DC
                  F.D.
PAD03
                  F.0.
PAD04
           DC
                  F.0.
PAD05
           DC
                  F.0.
PADO6
           DC
                  F. 0 .
PAD 07
           DC
                  F.0.
PAD08
           DC
                  F.0.
           DC
PAD09
                  F.0.
PADOA
           DC
                  F.0.
           DC
PADOB
```

```
F . 0 .
          DC
PADOC
                  F . 0 .
PAL OD
          DC
                  F.0.
          DC
PADOE
                  F . 0 .
          DC
PA COF
                                           COMMAND TABLES FOR THE PORT RELATED
AD POD
          DS
                  X_60
                                           COMMAND.
                  X_60
ADP 01
           DS
ADP02
                  X_60
           DS
                  XL60
ADP 03
           DS
           DS
                  XL60
AD' 104
                  X_60
ADP 06
           DS
           DS
                  X_60
ADP07
                  XL60
           DS
80 PGA
ADP09
           DS
                  X_60
                  XL60
ADPOA
           DS
ADPOB
           DS
                  XL 60
ADPOC
                  X_60
           DS
ADPOD
           DS
                  XL60
ADPOE
           DS
                  X_60
                  X_60
ADPOF
           DS
ADP 05
           DS
                  X_60
                  X F DF 1F 2F 3F 4F 5F 6F 7F 8F 9C1C2C3C4C5C5
TRIAB
           DC
CNT 00
                  F. D.
           DC
                  F*0 .
           DC
CYTOI
                  F.0.
CNTOS
                  F.0.
CV TO3
           DC
CYT04
                  F.0.
           DC
                  F. 0.
CNT 05
           DC
                  F.0.
           DC
CYTO6
                  F.0.
           DC
CNT 07
                  F.0.
CA. 108
           DC
           DC
                  F.0.
CVT 09
                  F . 0 .
           DC
CNTOA
                  F . 0 .
           DC
CUTOB
                  F . 0 .
CNTOC
           DC
                  F.0.
CYTOD
           DC
                  F. 0 .
CNTOE
           DC
                  F.0.
CYTOF
           DC
                  DEVADOR=SYSLST, IDAREA 1 = OUTPUT, CONTROL=YES
           DIFPR
PR NT
                  CONTROL=YES
           PRMOD
           DS
                  CL3
X_
SPACE
           DC
                  132C*
           END
                  BEGIN
*
                                                                                       *
*
                                                                                       *
                                    XXXXXXXXXXX
*
                                                                                       *
                                       SUBDSK
*
                                    XXXXXX XXXXX
*
                                                                                       *
*
*
   THE SUBROUTINE IS INTENDED FOR TRANSFERRING A PORT DATA TO THE ACCUMULATOR. THE EXECUTION F 'IN' INSTRUCTION CAUSES TO BRANCH TO THIS PROGRAM IF PORT DATA IS PROVIDED IN DISKETTE. THIS PROGRAM IS
*
                                                                                       *
*
                                                   SO THIS SUBROUTINE CONSISTS
                                                                                       *
    REFLECTION OF THE SUBROUTINE 'SUBIN'.
    OF 16 PROGRAM SEGMENTS, EACH ONE IS PROCESSED AT A TIME WHEN THE DATA OF THAT PARTICULAR PORT IS REQUIRED TO LOAD INTO ACCUMULATOR
                                                                                       *
                                                                                       *
*
    THE PRICESSING PROCEDURE OF ALL THE PROGRAM SEGMENTS ARE SAME.
                                                                                       *
*
```

SJ DSC CSECT
PRINT NOGEN
EXTRN PAD00.PAD01.PAD02.PAD03.PAD04.PAD05.PAD06.PAD07.PAD08
EXTRN PAD09.PAD0A.PAD0B.PAD0C.PAD0D.PAD0E.PAD0F.MFA
STM 14.12.12(13) ALL THE REGISTERS ARE SAVED.
BEGIN BALR 12.0 R12 IS USED AS BASE REGISTER.
USING *.12

```
ST
                    13, SA VE+4
                    6. =F 1 1
            A
                    KLT .= F . 0 .
            VVC
                    KLT+3(1),0(6)
                                                THE PORT ADDRESS IS EXTRACTED FROM
            MVC
                                                THE ADDRESS CONTAINED IN R6 AND MULTIPLIED BY 4 TO OBTAIN THE ADDRES OF THE PROGRAM SEGMENT FOR THE
            SR
                    5,5
                    5.KLT
4.=F.4.
            M
            BC
                                                CORRESPONDING PORT.
                    15.BTA3(5)
BTAB
            BC
                     15.BAD00
            BC
BC
BC
                    15.BAD01
                    15.BAD02
                                                BRANCHING TABLE.
                     15, BAD03
            BC
BC
                    15. BAD04
                    15.BAD05
            BC
                    15,BAD06
            BC
                    15, BAD07
            BC
BC
BC
                    15. BAD08
                    15,BAD09
                    15. BADOA
                     15. BA DOB
            BC
BC
BC
                    15,BADOC
                    15, BADOD
                    15. BA DOE
            BC
                    15.BADOF
                    2, = A(PAD00)
                                                THE PORT DATA FROM THE LOCATION THE
BADDD
                                                ADDRESS OF WHICH IS CONTAINED IN
                    3.0(2)
            -
                    4, = A(MFA)
                                                "PADOO" IS LOADED INTO ACCUMULATOR.
                    0(1,4),0(3)
3,=F'1'
            MVC
            A
                    3,0(2)
            ST
                                                THE REGISTERS CONTENTS ARE RESTORED
            L
                    13, SAVE+4
            _ 4
                    14,12,12(13)
                                                AND RETURNS TO THE CALLING PROGRAM.
            BR
                    14
                    2,=A(PAD01)
B4001
                    3,0(2)
            L
                    4, = A(MFA)
            MYC
                    0(1,4),0(3)
3,=F*1*
            A
                    3,0(2)
            ST
                    13, SAVE+4
14, 12, 12(13)
            L
            M
            BR
                    14
                    2, = A(PAD02)
BAD 02
            ī
                    3.0(2)
4.=A(MFA)
            4VC
                    0(1,4),0(3)
3,=F'1'
            ST
                    3,0(2)
                    13, SA VE+4
            LM
                    14,12,12(13)
                    14
            BR
BAD 03
                    2, = A(PAD03)
                    3,0(2)
                    4, = A(MFA)
0(1,4),0(3)
3, = F 1
            MVC
            A
                    3,0121
            ST
                    13, SA VE+4
            LM
                    14,12,12(13)
                    14
            BR
                    2, =A(PAD04)
BAD04
                    3.0(2)
                    4, = A(MFA)
0(1,4),0(3)
3, = F'1
            MVC
            A
                    3,0(2)
            ST
```

```
13, SA VE+4
                       14,12,12(13)
              LM
              BR
                       14
                       2, =A(PAD05)
BAD 05
                       3,0(2)
                       4,=A(MFA)
0(1,4),0(3)
3,=F'1
              WVC
              A
                       3.0(2)
              ST
                       13. SA VE+4
14, 12, 12(13)
              BR
                        14
                        2, =A(PAD06)
BAD06
                        3.0(2)
4.=A(MFA)
              VVC
                       0(1,4),0(3)
3,=F'1'
              ST
                        3.0(2)
                       13, SA VE+4
14, 12, 12(13)
              BR
                        14
                       2,=A(PAD07)
3,0(2)
4,=A(MFA)
BAD07
                        0(1,4),0(3)
3,=F'l'
              VVC
              A
                        3,0(2)
              ST
                        13, SA VE+4
              BR
                        14, 12, 12(13)
                        14
                        2, = A(PAD08)
BAD08
                        3,0(2)
                        4, = A(MFA)
              VVC
                        0(1,4),0(3)
3,=F*1
              A
                        3,0(2)
              ST
                        13, SA VE+4
                        14, 12, 12(13)
              BR
                        14
                        2,=A(PAD09)
3,0(2)
BAD09
              L
              L
                        4 . = A( MFA)
                        0(1,4),0(3)
3,=F'1'
              A
                        3.0(2)
              ST
                        13, SA VE+4
14, 12, 12(13)
              BR
                        14
                        2.=A(PADOA)
BADOA
              -
                        3.0(2)
              -
VVC
                        4, =A(MFA)
0(1,4),0(3)
3, =F'1'
              A
                        3,0(2)
              ST
                        13,54 VE+4
14,12,12(13)
              BR
                        14
                        2, = A(PADOB)
BADOB
              L
                        3,0(2)
4,=A(MFA)
0(1,4),0(3)
3,=F*1
              MVC
              A
                        3.0(2)
              ST
                        13 , SA VE+4
              LM
                        14,12,12(13)
              BR
                        14
```

1

```
BADOC
                    2, =A(PADOC)
                    3.0(2)
                    4 . = A ( MFA )
                    0(1,4),0(3)
3,=F*1*
            MVC
            A
                    3.0(2)
            ST
                    13, SA VE+4
                     14,12,12(13)
                    14
            BR
                    2. =A(PADOD)
BADOD
                    3,0(2)
            L
                     4, = A ( MFA )
            MVC
                    0(1,4),0(3)
3,=F'1
            A
                    3,0(2)
            ST
                     13, SA VE+4
            L
                    14,12,12(13)
             M
            BR
                    14
BADOE
                     2, =A(PADOE)
            L
                    3,0(2)
                    4, = A(MFA)
0(1,4),0(3)
            VC
                     3, =F 11
            A
                    3,0(2)
            ST
                     13, SA VE+4
            LM
BR
                     14,12,12(13)
                    14
BADOF
                    2. =A(PADOF)
                    3.0(2)
4.=A(MFA)
            MVC
                    0(1,4),0(3)
3,=F'1'
            A
            ST
                    3,0(2)
                     13, SA VE+4
                     14, 12, 12(13)
            BR
                    14
SAVE
            DS
                    18F
                    F . 0 .
K_T
            DC
            END
                    BEGIN
*
                                                                                                *
*
                                                                                                *
*
                                        XXXXXXXXXXXX
                                                                                                *
*
                                           OUTPORT
                                        ****
   THE PROGRAM OF THIS SUBROUTINE IS RELATED TO CONSOLE DISPLAY OR *
KEYBOARD DATA ENTRY. THIS SUBROUTINE IS DEVELOPED TO PROCESS THREE *
MICROPROCESSOR INSTRUCTIONS(IN,OUT,HLT). WHEN INPUT PORT IS SIMULA-*
TED THROUGH CONSOLE KEYBOARD THE 'IN' INSTRUCTION CAUSES TO BRANCH *
THIS SUBROUTINE TO TAKE DATA FROM CONSOL KEYBOARD. WHEN DUTPUT PORT*
    IS SIMU_ATED JPON CONSOLE, THE 'OUT' INSTRUCTION CAUSES TO BRANCH TO*
                                TO DISPLAY THE PORT DATA UPON CONSOLE. THE
    THE THIS SUBROUTINE
                                                                                                *
    *H_T* INSTRUCTION CAUSES TO BRANCH TO THIS SUBROUTINE FOR TAKING DATA THROUGH KEYBOARD TO SIMULATE THE INTERRUPT CONTROL.
                                                                                                *
        _______
DUTPORT
            CSECT
            PRINT
                    NOGEN
            STM
                                               ALL THE REGISTERS ARE SAVED.
                    14,12,12(13)
            BALR
                                               R12 IS USED AS BASE REGISTER.
BEGIN
                    12,0
            USING
                    *,12
                    13, SA VE+4
            ST
            DPEN
                    CONSOLE
                    3, =F 0
                                               IF BRANCH TO THIS SUBROUTINE IS FROM
```

"IN" INSTRUCTION, GO TO "DSPIN" FOR

DSPIN

BE

```
OBTAINING INPUT DATA THROUGH CONSOLE
                 3, =F . 2.
                                        KEYBOARD. IF BRANCH IS FROM 'HLT'
INSTRUCTION.GO TO 'HALT' FOR OBTAIN-
                 8, HALT
          BC
          4VC
                 MK(21.0(6)
                                        ING DATA FROM CONSOLE KEYBOARD, OTHER
          JYPK
                 XL (3) , MK
                                        WISE UNPACK AND CONVERT THE PORT ADDRESS AND DATA FOR DISPLAYING
          MVC
                 MK (2) , XL
                 MK(2) .TRTAB-X'FO'
          TR
                                        UPON CONSOLE.
                 7,0(3)
PK(2),0(7)
          VVC
                 XL(3).PK
PK(2).XL
          UNPK
          MVC
                 PK(2) . TR TAB-X FO
          TR
          PUT
                 CONSOLE . DSPLY!
          CLOSE
                 CONSOLE
                 13, SA VE+4
          LM
                 14,12,12(13)
          BR
                 14
                                         INPUT PORT ADDRESS IS UNPACKED AND
                 6, =F 1 1
DSP IN
                                        CONVER TO EBCDIC MODE TO DISPLAY THE
                 T((2),0(6)
X_(3),TK
T((2),XL
          MVC
                                         MESSAGE DSPLY2
                                                            FOR THE USER. DATA
          UNPK
                                        ENTERED THROUGH KEYBOARD
                                                                      IS TAKEN TO
          MVC
                                         MAIN PROGRAM WITH HELP OF R3. REGIS-
                 TK(2),TRTAB-X FO.
          TR
                 CONSOLE DSPLY2 CAREA
          PUTR
                                         TERS CONTENTS ARE RESTORED AND
                 AA(2), CAREA
          MVC
                                        RETURNS TO MAIN PROGRAM.
          CLOSE
                 CONSOLE
                 3, = A( AA )
          LA
          L
                 13, SA VE+4
                 14, 2, 12(13)
          _ 4
          _ 4
                 4,12,36(13)
                 14
          BR
                 CONSOLE, DSPLY4, CAREA
HALT
          PUTR
                                         IN RESPONSE TO THE MESSAGE *DSPLY4*
                 ZL(10), CAREA
          MVC
                                         DATA IS ENTERED THROUGH CONSOLE KEY-
          CLOSE
                 CONSOLE
                                         BOARD AND TAKEN TO MAIN PROGRAM WITH
          LA
                  3, = A( ZL )
                                         HELP OF R3. REGISTERS ARE RESTORED
                  13, SA VE+4
                                         AND RETURNS TO MAIN PROGRAM.
                  14, 2, 12(13)
          LM
                  4,12,36(13)
          BR
                  14
                 DEVADOR = SYSLOG, I DAREA I = DAREA, BLKSIZE=80, I NPS I ZE=80.
          DTFCN
CONSOLE
                 RECFORM=FIXUNB, TYPEFLE=CMBND, WORKA=YES
                 CL 80
CAREA
          DS
DA FEA
          DS
                 CL80
                 CL3
XL
          DS
SAVE
          DS
                  18F
                 OCL 80
          DS
DSPLYI
                          8085 ACCUMULATOR CONTENT DUTPUTTING FOR
          DC
          DC
                 C'DUTPUT PORT
          DS
MK
                 CIIS
          DC
                 CL2
PK
          DS
                  50C*
          DC
                 C_10
Z_
DSPLY2
          DS
          DS
                  OCL 80
                      KEY A DATA FROM GIVEN VALUES THROUGH KEYBOARD FOR
                 C
          DC
                 CL2
C'INPUT PORT'
          DS
TC
          DC
          DC
                  50C .
                  OCL 80
DSPLY3
          DS
                        KEY A DATA FROM GIVEN VALUES FOR INTERRUPT MASK
          DC
                 C.
                  50C .
                  X F OF 1F 2F 3F 4F 5F 6F 7F 8F 9C 1C2 C3 C4 C5 C6 *
TRIAB
          DC
                 CL2
AA
          DS
                  OCL 80
DSPLY4
          DS
                         ENTER CORRECT DATA THROUGH CONSOLE KEY FOR HALT!
                 C
          DC
                  50C .
          DC
                  BEG IN
          END
**********************
```


* * *

*

* *

*

THIS SUBROUTINE IS INTENTED FOR BREAKPOINT PRINTING. THE PARAMET-*
ERS OF THE COMMAND TABLE FOR "PRINT AT BREAKPOINTS" COMMAND ARE UTI-*
LIZED IN THIS SECTION. THIS SUBROUTINE RECIEVES THE CONTROL FROM *
THE DEBUGGER WHEN USER MENTIONS ABOVE COMMAND IN HIS PROGRAM. IT *
AL_OWS THE USER TO OBTAIN A PRINTOUT OF THE CONTENTS OF GENERAL- *
PURPOSE REGISTERS, ACCUMULATOR, PROGRAM COUNTER, STACKPOINTER. *
DIFFERENT FLAGS AND INSTRUCTION CODES ETC. FOR DEGUGGING CONVINIE- *
NCE PROGRAM COUNTER IS MADE TO REPRESENT THE ADDRESS OF THE INSTR-*
UCTION JUST SIMULATED. EIGHT BYTES OF PROGRAM STARTING FROM THE *
MEM CRY ADDRESS INDICATED BY PROGRAM COUNTER ARE SHOWN AGAINST IT *
IN BREAKPOINT PRINTING.

```
SJBBPP
          CSECT
          PRINT
                 NOGEN
          EXTRN
                 MFA, MFSP, MICROMEM
                                         ALL THE REGISTERS ARE SAVED.
                  14,12,12(13)
          STY
                                         R12 IS USED AS BASE REGISTER.
                  12.0
BEGIN
          BALR
          USING
                 *,12
                  13, SA VE+4
          ST
          DPEN
                 PRINT
          MVC
                 K_T,=F 0 *
                  2. = A(MFSP)
          MVC
                  SPK(2),0(2)
                  8.STK
          LA
          MVC
                 K_T+2(2), SPK
                  4. =A(MICROMEM)
          LR
                  3,4
          A
                  3,KLT
                  7. =F . 8.
SOW
          MVC
                                         THE DATA CONTINED IN STACK ARE UNPA-
                 PK(2),0(3)
                 X_(3).PK
PK(2).XL
                                         CKED AND CONVERTED TO EBCDIC FORM
          UNPK
                                         AND STORED AT THE LOCATION ADDRESSED
          MVC
                 PK(2), TRTAB-X FO
                                         BY R8.
          TR
          MVC
                  0(2,8),PK
                  8, =F . 3
          A
                  3, =F'1"
          A
          BCT
                  7, SPW
                  M_ ( 3) , SPK
          MVC
                                         THE STACK POINTING ADDRESS IS UNPACK
                 SM(5) .ML
SP(4) .SM
                                         ED AND CONVERTED TO EBCDIC MODE IN
          UNPK
          MVC
                 S'(4) TRTAB-X'FQ'
PCK(2),2(2)
          TR
          4VC
          MVC
                 KLT+2(2),PCK
          A
                 4.KLT
                 8, CODE
                  7. =F 8
PCW
          MVC
                 PK(21,0(4)
                                         THI INSTRUCTION CODE STARTING FROM ADDRESS INDICATED BY THE PROGRAM
                 XL(3), PK
          UNPK
          MVC
                                         COUNTER IS UNPACKED AND CONVERTED TO
EBCDIC MODE AND STORED AT THE LOCAT-
ION ADDRESSED BY R8.
                 P((2) .TRTA3-X'FO"
          TR
                 0(2,8),PK
          MVC
                  8, =F 1 31
          A
                 4,=F 1
          A
                  7. 0 CW
          BCT
                 M_(3).PCK
SM(5).ML
                                         THR PROGRAM COUNTER CONTENTS IS UNP-
          MVC
          UNPK
                                         ACKED AND CONVERTED TO EBCDIC MODE
                 PC (4) . SM
                                         IN 'PC'.
          MVC
                 PC(4),TRTAB-X*FO*
          TR
```

```
8, REG
               _ A
                        2. = A(MFA)
7. = F . 5
               ī
                                                       THE CONTENTS OF THE MICROPROCESSUR GENERAL PURPOSE REGISTERS AND ACCUMULATOR ARE UNPACKED AND CONVERTED TO EBCDIC MODE AND STORED AT THE LOCATION ADDRESSED BY R8.
               MVC
                        P((2),0(2)
 REGW
                        X_(3).PK
PK(2).XL
P<(2).TRTAB-X*FO*
               UNPK
               MVC
               TR
               MVC
                         012.81.PK
                         8, =F 16"
                         2.=F.1.
                         7. REGW
               BCT
                         2. =F'2'
               A
                        PK(21,0(2)
               MVC
                        XL(3).PK
PK(2).XL
PK(2).TRTA3-X*FO.*
               UNPK
               VVC
               TR
                         0(2.8).PK
8,=F.6
               MVC
               A
                        8, =F'6'

2, =F'4'

PK(2),0(2)

X_(3),PK

PK(2),XL

PK(2),TRTAB-X'FQ'
               A
               MVC
               UNPK
               MVC
               TR
                         0(2,8).PK
2,=F'1
               MVC
               A
                         7,=F*5*
                        8,FLAG
PK(2),0(2)
X_(3).PK
PK(2).XL
               LA
                                                        ALL THE FLAG VALUES ARE UNPACKED AND CONVERTED TO EBCDIC MODE AND STORED
 F_AGW
               MVC
               UNOK
                                                        AT THE LOCATION ADDRESSED BY R8.
               MVC
                         PK(2),TRTAB-X*FQ*
0(1,8),PK+1
               TR
               MVC
                         8,=F'6
               A
                         2,=F'1"
               A
               BCT
                         7. FLAGW
                        PRINT,SP,2
DUTPUT(132),SPACE
DUTPUT(100),PCL
               CNTRL
               MVC
                                                        BREAKPOINT STATUS IS PRINTED.
               PUT
                         TVISC
               VVC
                         JUTPUT(110),SPL
               PUT
                         PRINT
                         DUTPUT(100) .REGL
               MVC
               PUT
                         JAINT
               MVC
                         DUTPUT(132) .SPACE
                         DUTPUT( 100) .FLA GL
               MVC
               PUT
                         PRINT
               CLOSE
                         PRINT
                         13. SA VE+4
                                                        THE REGISTERS CONTENTS ARE RESTORED
                         14.12.12(13)
                                                        AND BRANCHES TO CALLING PROGRAM.
               BR
                         14
                         CL3
CL2
F*0*
 X_
PC
               DS
               DS
 K_T
               DC
                         30C
                                                        RECORD FOR PRINTING THE STACK POIN-
               DS
                                                        TER AND ITS CONTENTS.
                         C SP=
               DC
               DS
 57
               DC
                         C.
STK
               DS
                         CL2
                         C. .
                         C-2
               DS
               DC
                         C. S
               DS
               DC
                         CL 2
               DS
               DC
```

```
CL2
CL2
CL2
                DS
                DC
DS
                DC
                DS
                DC
DS
DC
                           CL2
132C
SPACE
                           CL2
CL3
CL5
                DS
SP
M_
                DS
54
                DS
SAVE
                DS
DU TPUT
                DS
                           CL 132
                DC
DTFPR
                            X F OF 1F 2F 3F 4F 5F 6F 7F 8F 9C 1C2 C3 C4 C5 C5
TRTAB
                           DEVADOR = SYSLST, I DAREA 1 = OUTPUT, BLKS I ZE=132, CONTROL = YES CONTROL = YES
PRINT
                PRMOD
                           0C_110
30C
CPC=
CL4
CCL2
                                                                RECORD FOR PRINTING THE PROGRAM COUNTER CONTENTS AND HEXADECIMAL
                DS
PCL
                DC
DS
DC
DS
DC
DS
                                                                PROGRAM.
PC
CODE
                           C.
                DC
DS
DC
                            CL2
                           CL2
CL2
CL2
CL2
                                 .
                              -2.
                DC
DS
                DC DC DC DC DC DC DC
                            CL2
CL2
                            50C · · · C_2 OCL 100
PCK
                                                                RECORD TO PRINT REGISTERS CONTENTS.
                           OCL 100
30C**
C'REGISTERS
C'A='
C_2
C' B='
C_2
C' C='
CL2
C' D='
CL2
C' E='
CL2
C' H='
REGL
                 D3
                 DC
                DC
REG
                CL2
C 1
CL2
50C
                                   L=
                            30C . .
FLAGL
                                                                FLAG BIT PRINTING RECORD.
                            C'FLAGS
C_1
C' Z=
CL1
                 DC
                                                    S= 1
                 DS
DC
FLAG
                                     Z= .
                DS
                           CL1
                                   AC=
                 DS
                DC.
                                     P=1
```

DC C' CY='
DS C_1
DC 50C'
END BEGIN

APPENDIX - B
FLOWCHART OF SIMULATION PROGRAM




Fig. B-1 Flowchart of command processor.




Fig. B-2 Breakpoint flowchart.




Fig. B-3. Flowchart to show the I/O simulation command




Fig. B-3. continuation




Fig. B-4 Flowchart for setting the program counter




Fig. B-5. Flowchart to simulate Diskette as input port.




Fig. B-6 Subroutine SUBIN for Diskette (simulated) port.




Fig. B-7 Flowchart for breakpoint pringing.




Fig. B-8 Flowchart to set the command table with the parameters of memory dump command.




Fig. B-9 Flowchart to load program in command table




Fig. B-9 continuation.




Fig. B-10. Single stepping flowchart




Fig. B-11 Flowdiagram for exit from endless loop




Fig. B-12 Program loading flow diagram.




Fig. B-12 continuation




Fig. B-13 Flow diagram of setting the registers.




Fig. B-14 Flowchart to dump the memory




Fig. B-15 Flowchart to start simulation




Fig. B-16 Flowchart to stop simulation.




Fig. B 17 Flowchart of Debugger




Fig. B-17 cont.




Fig. B-17 cont.




Fig. 18 LDA-Load contents of memory location into accumulator using direct addressing




Fig. 19 LDAX-Load accumulator from memory location addressed by register pair.




Fig. B-20 LHLD-Load H and L register direct




Fig. B-21 SHLD-Store contents of H and L using direct addressing.




Fig. B-22 LXI-Load register pair with immediate data




Fig. B-23. MOV (reg, reg)-Move data between resisters




Fig. B-24. MDV (reg,M)-Move data from memory to register




Fig. B-25. MOV(M,reg)-Move data from register to memory




Fig. B-26. MVI reg-Move immediate data to register




Fig. B-27 MVI M-Move immediate data to memory




Fig. B-28 STA-Store contents of accumulator into memory




Fig. B-29 STAX- Store accumulator contents memory location addressed by register pair




Fig. B-30 XCHG-Exchange MFD, MFE and MFH, MFL contents




Fig. B-31 ADC reg-Add register with carry




Fig. B-32 ADC M- Add memory contents with carry




Fig. 33. ACI- Add accumulator and immediate data with carry.




Fig. B- 34 ADD reg-Add-register to contents of accumulator




Fig. B-35 ADD M- Add memory contents




Fig. B-36 ADI-Add immediate data




Fig. B-37 Continuation of Fig. B-31 to B-36




Fig. B-38 DAA-Decimal adjust accumulator




Fig. B-39 DAD-Double add a register pair to Hand L




Fig. B-40 DCR reg-Decrement specified register contents




Fig. B-41 D RCM-Decrement of memory contents.




Fig. B-42 continuation of Fig. B-40 to B-41




Fig. B-43 INR reg-Increment specified register




Fig. B-44 INR M-Increment specified memory contents




Fig. B-45 Continuation of Fig. B-43 and B-44




Fig. B-46 INX-Increment contents of a reg.pair




Fig. B-47 DCX-Decrement contents of a reg.pair




Fig. B-48 SBB reg-subtract contents of a register from accumulator with borrow




Fig. B-49 SBB M-Subtract memory contents from accumulator with borrow.




Fig. B-50 SBI-Subtract immediate data from accumulator with borrow




Fig. B-51 SUB reg-Subtract register contents from accumulator.




Fig. B- 52 SUB M-Subtract memory contents from accumulator




Fig. B-53 SUI-subtract immediate data from accumulator




Fig. B-54 Continuation from Fig. B-48 to B-53.




Fig. B-55 ANA reg-Logical AND register with accumulator.




Fig. B-56 ANA M-Logical AND memory contents with accumulator




Fig. B-57 ANI-Logical AND immediate data with accumulator




Fig. 8-58 ORA reg-logical OR the register contents with accumulator.




Fig. B-59 ORA M-Logical OR the accumulator with register contents.




Fig. B-60 DRI-Logical DR the accumulator with immediate data.




Fig. B-61 XRA reg-Exclusive OR accumulator with register contents.




Fig. B-62 XRA M- Exclusive OR accumulator with memory contents.




Fig. B-63 XRI-Exclusive OR accumulator contents with immediate data.




Fig. B-64 Continuation from Fig. B-55 to B-57




Fig. B-65 Continuation from Fig. B-58 to B-63 and B-64.




Fig. B-66 COMP reg-Compare register contents with accumulator




Fig. B-67 COMP M-Compare memory contents with accumulator




Fig. B-69 CPI-Compare immediate data with accumulator




Fig. B-69 Continuation from Fig. B-66 to B-68.




Fig. B=70 CALL-call subroutine defined in operand




Fig. B-71 Call if flag is 1




Fig. B-72 Call if flag is 0




Fig. B-73 RET-Return from subroutine




Fig. B-74 Return from subroutine if flag is 1




Fig. B-75 Return from subroutine if flag is 0.




Fig. B-76 JMP= jump to the location addressed by 2nd and 3rd instruction byte.




Fig. B-77 Jump if flag is 1




Fig. B-78 jump if flag is 0.




Fig.B-79 IN-Input into Accumulate from simulated port (diskette/console key board)




Fig. 80 OUT-Dutput contens of Accumulater on simulated port(lime printer/console).




Fig. B-81 RST-Restart




Fig. B-82 PUSH-Write contents of specified register pair into top of stack.





Fig. B-83 PDP-Read top two stack bytes into specified reg. pair.






Fig. B-85 Flowchart of a subroutine to set the auxiliary carry flag(for addition and increment operation)




Fig. B-86 Subroutine flowchart to set auxiliary carry flag(for subtraction and decrement operation)




Fig. B-87 Subroutine to set sign, zero, carry and parity flags.

Fig. B-88: Subroutine for console operations.

Return

Return

APPENDIX - C

INTEL 8085 INSTRUCTION SET

DATA TRANSFER GROUP

Move		Move (cont)				Move Immediate		
MOV-	A.A A.B A.C A.D A.E A.H A.L	7F 78 79 7A 7B 7C 7D	MOV-	E.A E.B E.D E.E. E.H E.L	5F 58 59 5A 5B 5C 5D	MVI-	B. byte	3E 06 0E 16 1E 26 2E
MOV-	B,A B,B B,C B,D	7E 47 40 41 42	MOV-	E,M H,A H,B H,C	5E 67 60 61 62	L	M, byte 36 Load Immediate	
we.	B,E B,H B,L B,M	43 44 45 46		H,E H,H H,L	63 64 65 66	LXI —	B, dble D, dble H, dble SP, dble	01 11 21 31
MOV-	C.A B C.D E H C.C.	4F 48 49 4A 4B 4C 4D	MOV-	L L L L L L L L L L L L L L L L L L L	6F 68 69 6A 6B 6C 6D		LOAM/Stor LDAX B LDAX D LHLD adr LDA adr	0A 1A
MOV-	C.L C.M D.A D.B D.C D.D D.E D.H	4E 57 50 51 52 53 54	MOV-	M.A.B.C.D.M.E.H.M.L	6E 77 70 71		STAX B STAX D SHLD adr STA adr	02 12 22 32
	D,L D,M	55 56	хсна	-	EB			

- byte = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity. (Second byte of 2-byte instructions).
- dble = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity. (Second and Third bytes of 3-byte instructions)
- adr = 16-bit address (Second and Third bytes of 3-byte instructions).
- . all flags (C, Z, S, P, AC) affected.
- all flags except CARRY affected; (exception: INX and DCX affect no flags).
- t = only CARRY affected.

All mnemonics copyright Cintal Corporation 1976.

of the Bridge and the state of the state of

ARITHMETIC AND LOGICAL GROUP


Add*		Incremer			Logical*		
ſ	Ā	87	Г	A	3C	· r	A A7
	В	80	1	В	04		B AO
	C	81		C	OC		C A1
ADD-	D	82	INR -	D	14	ANA-	D A2
	E	83		E	1C		E A3
- 8	H	84	- 43	H	24		H A4
	L	85		L	2C	1	L A5
	M	86		M	34	L	M A6
	A	8F		В	03	Г	A AF
- 1	В	88	INX -	D	13	- 1	B A8
	C	89		Н	23	1	C A9
ADC-	D	8A		SP	33	XRA-	D AA
	E	8B				1000000	E AB
	Н	8C			ent's		H AC
	L	8D	Decrement'				L AD
	M	8E			224	- 1	M AE
			1	A	3D	Ī	A B7
	Subtr	ac'		В	05		B B0
	Jubli	-0.5	442	C	00		C B1
	ГА	97	DCR-	D	15	ORA-	D B2
	В	90		H	1D 25	J	E - B3
	C	91		H			H B4
SUB-	D	92		L	2D		L B5
200	E	93		=	35	4 10	M B6
	Н	94		В	OB	1	
	L	95	DCX-	D	1B		A BF B B8
	M	96		H	2B	- 6	
	=	9F		SP	3B	0115	C B9
	A	98		-		CMP-	D BA E BB H BC
	В	98			-t-i-		H BC
con	C	99 9A		Spe	cials	- 1	L BD
SBB -	E	9B		AA.	27	i A	M BE
		9B	100	MA	2F		Lw BE
	H	9D	1.5	TCT	37		
	M	9E		MCT	3F		th & Logica mediate
	Lw	96	C	WIO	31		hediate I byte C6
	E-1 00	2.007		1	2.00		byte CE
Double Add †		Rotate 1		SUI byte De			
	r-				0.7		byte DE
-	В	09		LC	07 0F		byte E6
DAD		19		RC			byte EE
	H	29		AL	17 1F		byte F6
	LSP	39	H	AR	1.		byte FE

BRANCH C		MACH	I/O AND MACHINE CONTROL Stack Ops				
Jum	p	î					
JMP adr	СЗ		Гв	C5			
JNZ adr	C2	PUSH	- Q	D5			
JZ adr	CA		H	E5			
JNC adr	D2		L PSW	F5			
JC adr	DA		Гв	C1			
JPO adr	E2	POP	- B	D1			
JPE adr	EA	101	l H	E1			
JP adr	F2		L PSW	F1			
JM adr	FA	5.550					
PCHL	E9	XTHL					
Cal	i .	SPHL	F9				
CALL ad		Ner					
CNZ adr	C4	In	put/Outpu	ut			
CZ adr	CC	Name of Street	August Lo				
CNC adr	D4	OUT					
CC adr	DC	IN by	te DE	5			
CPO adr	E4						
CPE adr	EC		Control				
CP adr	F4		,				
CM adr	FC	DI	F3				
		EI	FB				
Retu	ırn	NOP	00				
RET	C9	HLT	76				
RNZ	CO						
RZ	CB						
RNC	D0		Instruction				
RC	D8	(8	1085 Only)			
RPO	EO	RIM	20				
RPE	E8	SIM	30				
RP	FO						
RM	F8						
Resi	art						
Г	C7						
	1 CF						
	2 D7						
	3 DF						
	4 E7						
	5 EF						
	6 F7						
	7 FF						

RESTART TABLE

Name	Code	Restart Address
RST 0	C7	000016
RST 1	CF	000816
RST 2	D7	001016
RST 3	DF	001816
RST 4	E7	002016
TRAP	Hardware* Function	002416
RST 5	EF	002816
RST 5.5	Hardware* Function	002C16
RST 6	F7	003016
RST 6.5	Hardware* Function	003416
RST 7	FF	603816
RST 75	Hardware*	003C16

*NOTE The hardware functions refer to the on-chip Interrupt feature of the 8085 only



```
NOP
                   DCX H
                                   MOV D,M
                2B
                2C
                   INR L
                                57
                                   MOV DA
   LXI
        B,dble
                   DCR L
                                58
                                   MOV E.B
   STAX B
                20
                2E
                   MVI L, byte
                                59
                                   MOV E,C
03
   INX
                                   MOV E,D
                2F
                   CMA
                                5A
   INR
04
   DCR
        B
                30
                   SIM'
                                5B
                                   MOV E.E
05
                   LXI SP,dble
                               5C
                                   MOV E,H
06
   MVI
        B, byte
                31
                   STA
                          adr
                                5D
                                   MOV E.L
   RLC
                32
07
                        SP
                33
                   INX
                                5E
                                   MOV E.M
08
    ...
                   INR
                                5F
                                   MOV E.A
09
   DAD B
                34
OA
   LDAX B
                35
                   DCR M
                                60
                                   MOV H.B
                36
                   MVI
                        M, byte
                                   MOV H,C
OB
   DCX B
                                61
                   STC
                                   MOV H.D
OC
   INR
        C
                37
                                62
OD
   DCR
        C
                38
                    ...
                                63
                                   MOV H.E
                   DAD SP
OE
   MVI
        C, byte
                39
                                64
                                   MOV H,H
                   LDA
                                65
                                   MOV H.L
OF
   RRC
                3A
                3B
                   DCX SP
                                66
                                   MOV H,M
10
    ...
        D.dble
                3C
                   INR
                                67
                                   MOV HA
11
   LXI
                        A
                30
                   DCR A
                                68
                                   MOV L.B
12
   STAX D
                3E
                   MVI
                        A.byte
                                69
                                   MOV L.C
   INX
        D
   INR
                3F
                   CMC
                                   MOV L.D
14
        D
                                6A
   DCR
        D
                40
                   MOV B,B
                                6B
                                   MOV L.E
15
        D, byte
                                6C MOV L,H
16
   MVI
                41
                   MOV B.C
                   MOV B.D
                                6D MOV L,L
17
   RAL
                42
                   MOV B.E
                                6E MOV L,M
                43
18
    ...
                   MOV B.H
                                6F MOV LA
19
   DAD
        D
                45
                    MOV B.L
                                70 MOV M.B
   LDAX D
                                71 MOV M,C
                46
                   MOV B,M
18
   DCX D
                   MOV B,A
                                72 MOV M,D
1C
    INR
        E
                47
                                73 MOV M,E
10
   DCR
        E
                48
                   MOV C,B
                   MOV C.C
                                74 MOV M.H
                49
1E
   MVI
        E.byte
1F
   RAR
                4A
                   MOV C,D
                                75 MOV M.L
20
   RIM'
                4B
                    MOV C.E
                                76 HLT
                   MOV C.H
                                77 MOV M,A
21
   LXI
        H.dble
                4C
                                78 MOV A,B
                4D
                   MOV C,L
   SHLD
          adr
                   MOV C.M
                                79 MOV A.C
23
    INX H
                4E
                4F
                   MOV CA
                                7A MOV A,D
24
   INR H
                    MOV D,B
                                7B MOV A,E
25
   DCR H
                50
26
    MVI
        H, byte
                51
                    MOV D.C
                                7C
                                   MOV A.H
27
                    MOV D.D
                                7D MOV A.L
    DAA
                52
                    MOV D.E
                                7E MOV A.M
28
                53
    ...
                                7F MOV A,A
29
   DAD H
                54
                   MOV D.H
                55 MOV D.L
                                80 ADD B
   LHLD adr
```

81	ADD	С	AC	XRA	н		D7	RST	2
82	ADD	D	AD	XRA	Ľ		D8	RC	~
83	ADD	E	AE	XRA	M		D9		
84	ADD	H	AF	XRA	A		DA	JC	adr
85	ADD	L	BO	ORA	В		DB	IN	byte
86	ADD	M	B1	ORA	C		DC	CC	adr
87	ADD	A	B2	ORA	D		DD		
88	ADC	В	B3	ORA	E		DE	SBI	byte
89	ADC	C	B4	ORA	H		DF	RST	3
8A	ADC	D	B5	ORA	L		EO	RPO	7
8B	ADC	E	B6	ORA	M		E1	POP	H
8C	ADC	H	B7	ORA	A		E2	JPO	adr
8D	ADC	Ľ	88	CMP	В		E3	XTHL	
8E	ADC	M	89	CMP	C		E4	CPO	adr
BF	ADC	A	BA	CMP	D		E5	PUSH	
90	SUB	В	ВВ	CMP	E		E6	ANI	byte
91	SUB	C	BC	CMP	H		E7	RST	4
92	SUB	D	BD	CMP	L		E8	RPE	
93	SUB	E	BE	CMP	M		E9	PCHL	
94	SUB	H	BF	CMP	A		EA	JPE	adr
95	SUB	L	CO	RNZ			EB	XCHG	
96	SUB	M	C1		В		EC	CPE	adr
97	SUB	A	C2	JNZ	-	adr	ED		
98	SBB	В	C3	JMP		adr	EE	XRI	byte
99	SBB	C	C4	CNZ		adr	EF	RST	5
9A	SBB	D	C5	PUSH	B		FO	RP	7
9B	SBB	E	C6	ADI	-	byte	F1	POP	PSW
9C	SBB	н	C7	RST	0		F2	JP	adr
9D	SBB	Ľ	C8	RZ .	-		F3	DI	
9E	SBB	M	C9	RET			F4	CP	adr
9F	SBB	A	CA	JZ		adr	F5	PUSH	
AO	ANA	В	СВ			233	F6	ORI	byte
A1	ANA	C	CC	CZ		adr	F7	RST	6
A2	ANA	D	CD	CALL		adr	FB	RM	-
A3	ANA	E	CE	ACI		byte	F9	SPHL	
A4	ANA	H	CF	RST	1	-,	FA	JM	adr
A5	ANA	L	DO	RNC	-5		FB	EI	7.0
A6	ANA	M	D1	POP	D		FC	CM	adr
A7	ANA	A	D2	JNC	-	adr	FD		
A8	XRA	В	D3	OUT		byte	FE	CPI	byte
A9	XRA	C	D4	CNC		adr	FF	RST	7
AA	XRA	D	D5	PUSH	D			-0.000	
	WD.	=	00	CIII	1	2.00			

D6 SUI

byte

AB XRA E

*8085 Only.

REFERENCE

- A. ALAM B. PRITSKER & ROBERTE. YOUNG, "Simulation with GAP-PL/1". A Wiley.
- ADAM-OSBORNE " An introduction to Micro-Computers, Volume A, 2nd Edition, OSBORNE/McGraw-Hill, Berkely, California.
- 3. BARBARA J. BURIAN "A simplified approach to S/370 Assembly language programing" printice Hall.
- 4. JOHN L. HILBURN PAUL M. JULICH" Microcomputers/Microprocessors: hardware, software and applications, Prentice-Hall Series.
- 5. JOHN McLEOD, P.E. CONSULTANT "SIMULATION- The dynamic modeling of ideas and systems with Computers McGRAW-HILL BOOK COMPANY-Copy right(C) 1968 McGRAW HILL.
- 6. JON M. SMITH"Mathematical modeling and digital simulation for Engineers & Scienctists - A Wiley-Interscience pub.
- 7. MANESH J. SHAH "Enquiry simulation using Small Scientific Computers, Prentice Hall Saries.
- 8. MANUAL IBM system/370 principles of operation file No.S/370-01.
- 9. MANUAL IBM DOS/VS Supervisor and I/O Macros Release 34 file No. S370-30.
- 10. MANUAL IBM DOS/VS system Control Statements.
- 11. MANUAL DDS/VS Messages Release 34, File No. S37-40.
- 12. MOHAMED RAFIGUZZAMAN " Microcomputer theory and application with the Inlet SDK-85.
- 13. NED CHADIN, Ph.D. "370/370 programming in Assembly language", McGraw-Hill Book Company.
- 14. RUGER L. TOKHEM, M.S. "Schaums outline of Theory and problems of microprocessor fundamentals" McGraw Hill.
- 15. WALTER G. RUDD "Assembly language preparing and the IBM 360 and 370 Computer Prentice Hall, Inc.