# QUANTUM MECHANICAL MODELING AND SIMULATION OF MONOLAYER WSe<sub>2</sub> CHANNEL FIELD EFFECT TRANSISTOR

A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical and Electronic Engineering

by

Saeed-Uz-Zaman Khan

Student No: 0413062246 P



Department of Electrical and Electronic Engineering
Bangladesh University of Engineering and Technology
February, 2016

# Approval

The thesis titled "QUANTUM MECHANICAL MODELING AND SIMULATION OF MONOLAYER WSe<sub>2</sub> CHANNEL FIELD EFFECT TRANSISTOR" submitted by Saeed-Uz-Zaman Khan, Student No: 0413062246 P, Session: April 2013, has been accepted as satisfactory in partial fulfillment of the requirements for the degree of Master of Science in Electrical and Electronic Engineering on February 29, 2016.

## **Board of Examiners**

1, 02	
1. m	
Dr. Quazi Deen Mohd Khosru	Chairman
Professor	(Supervisor)
Department of Electrical and Electronic Engineering	
Bangladesh University of Engineering and Technology	
Dhaka – 1205, Bangladesh.	
Dr. Taifur Ahmed Chowdhury	Member
Professor and Head	(Ex-officio)
Department of Electrical and Electronic Engineering	
Bangladesh University of Engineering and Technology	
Dhaka – 1205, Bangladesh.	
3. Some Subno	
Dr. Samia Subrina	Member
Associate Professor	
Department of Electrical and Electronic Engineering	
Bangladesh University of Engineering and Technology	
Dhaka – 1205, Bangladesh.	
4. Takid Hose Well	
Dr. Zahid Hasan Mahmood	Member
Professor	(External)
Department of Electrical and Electronic Engineering	
University of Dhaka	
Dhaka = 1000 Bangladesh	

# **Declaration**

It is hereby declared that this thesis or any part of it has not been submitted elsewhere for the award of any degree or diploma.

Signature of the Candidate

29.02.16

(Saeed-Uz-Zaman Khan)

To my beloved parents

# Acknowledgment

All praise goes to the Almighty for giving me the patience and drive required to complete my M.Sc. research and finish the dissertation in due time.

I would begin by heartily thanking my thesis supervisor Dr. Quazi Deen Mohd Khosru, Professor, D epartment of E lectrical and E lectronic Engineering (EEE), Bangladesh University of E ngineering and T echnology (BUET), for his generous help, edifying suggestions and well-defined guidance throughout the thesis work. I feel grateful to him for giving me sufficient freedom and having faith in my capabilities, which made the research work very much enjoyable for me. His passion and dedication to academic research has motivated me to push my boundaries harder and excel at my research work, which I believe will inspire me to be a better researcher in future days to come.

I am also thankful to the Head of EEE Department, Dr. Taifur Ahmed Chowdhury for his support during my thesis work. I would also like to thank the members of the board of examiners for taking the time to evaluate my work and provide insightful suggestions.

I want to express my gratitude to Imtiaz Ahmed, Lecturer, Department of Electrical and Electronic Engineering (EEE), Bangladesh University of Engineering and Technology (BUET), for his kind help with the format of the dissertation. I also want to thank Kanak Datta, Lecturer from the same institution, for his sincere help with the DFT simulations.

I would like to thank my parents, Mofakkar A li K han and Nahida K han, and dedicate my thesis to them. They have been the encouragement behind my every successful endeavor. This thesis work is not a nexception and would not have been completed without their constant support and inspiration.

Finally, I put forward my humble gratitude to all my colleagues, friends and well wishers for their help, support and words of encouragement during my research work.

# **Abstract**

In recent years, researchers have been working on Graphene and Monolayer Transition Metal Dichalcogenides l ike M oS<sub>2</sub> and WSe<sub>2</sub> to f ind the c hannel m aterial f or ne xt g eneration ultimately s caled transistors. The absence of intrinsic band g ap in G raphene s heet made researchers focus more on Dichalcogenides lately and as a result of that endeavor monolayer WSe<sub>2</sub> based pFET has been fabricated. This experimental device with high band gap (1.6 eV) showed higher carrier mobility (250 cm<sup>2</sup>/Vs) than monolayer MoS<sub>2</sub> based devices. In recent literature me thods of n-type and p-type dopi ng of m onolayer W Se<sub>2</sub> FET have b een demonstrated, which led to the fabrication of high performance CMOS inverter solely based on m onolayer W Se<sub>2</sub> channel. D espite of t hese pr omising e xperimental r esults, r igorous Transport and E lectrostatic study of monolayer W Se<sub>2</sub> based F ET is yet to a ppear in the literature. Moreover, at p resent n o analytical model f or cu rrent-voltage c haracteristics is available specifically for WSe<sub>2</sub> FET. The purpose of this work is to perform a simulation study of Quantum Mechanical electrostatics by solving Schrödinger-Poisson equations selfconsistently using material parameters extracted from literature and to determine the transport characteristics using Fast Uncoupled Mode Space (FUMS) approach. The second objective of this work is to develop a compact Transport model for Monolayer WSe<sub>2</sub> FET. In this thesis work bot h objectives h ave b een fulfilled a nd a fully num erical d evice s imulator a nd a compact an alytical transport model have been demonstrated. The numerical simulator has been used to study the transport performance of a monolayer WSe<sub>2</sub> FET structure with 20 nm of channel length. The performance analysis revealed excellent on and off state performances of the device with an impressive ON/OFF current ratio of 10<sup>10</sup>, on current of 467.2 μA/μm, effective m obility of 30 0 c m<sup>2</sup>/V.s, and S S of 77.72 mV/dec. T he proposed de vice al so demonstrated promising resistance to Short Channel Effects (SCEs) with a Drain Induced Barrier Lowering (DIBL) of 14.91 mV/V and a threshold voltage roll-off of 0.05 V for 0.7 V change in drain voltage. The compact analytical model developed in this work successfully tracks t he t ransport ch aracteristics of t he monolayer WS e<sub>2</sub> device as well. The model estimates the inversion charge distribution in the channel and calculates the drain current using the drift-diffusion transport equation. To simplify the analytical expression, the model also makes Gradual Channel Approximation and assumes that the electrostatic potential in the channel is limited to quadratic variations only. The model also uses a Field Dependent Mobility M odel s uggested by the A LTAS s imulation f ramework and considers the E-K diagram obtained from the Density Functional Theory (DFT) to calculate the Density of States for monolayer W Se<sub>2</sub>. Results obtained from this physically a ccurate compact model are used for quick characterization of the proposed monolayer WSe<sub>2</sub> channel transistor. With the help of a gate voltage dependent "Fitting Function", this model successfully estimates the transport characteristics and threshold voltage of monolayer the WSe<sub>2</sub> FET, which are in reasonable agreement with the numerical simulation.

# **Contents**

			Page
Ap	prov	al	ii
De	clara	tion	iii
Ac	knov	rledgement	v
Ab	strac	t	vi
Co	nten	ts	vii
Lis	st of ]	Figures	X
Lis	st of '	Γables	xiii
Lis	st of A	Abbreviations	xiv
Lis	st of S	Symbols	xvi
1.	Intr	oduction	1
	1.1.	Current Trend and Challenges of CMOS Technology	1
	1.2.	Two Dimensional Material Channel MOSFETs	5
		1.2.1. Motivation for Choosing TMDCs	5
		1.2.2. Motivation for Choosing WSe <sub>2</sub>	6
	1.3.	Thesis Objectives	7
	1.4.	Thesis Organization	8
2.	Exp	loration of the Monolayer WSe <sub>2</sub> FET	9
	2.1.	Simulation	9
		2.1.1. Material Level Simulation	9
		2.1.2. Device Level Simulation	11
		2.1.2.1. Simulation of Electrostatics	12
		2.1.2.2. Simulation of Transport Properties	12
	2.2.	Analytical and Compact Modeling	14
	23	Fabrication and Testing	15

		2.3.1.	Deposition	16
		2.3.2.	Choice of Top Gate Oxide	19
		2.3.3.	Choice of S/D Metal	19
		2.3.4.	Doping	19
		2.3.5.	Characterization and Testing	20
3.	Qua	ntum N	Mechanical Electrostatics and Transport Simulation	21
	3.1.	I	Device Structure	21
	3.2.	S	Simulator Development	22
		3.2.1.	Self-consistent Electrostatic Simulation	22
			3.2.1.1. Self-Consistent Charge Calculation	22
			3.2.1.2. C-V Characterization	23
		3.2.2.	Transport S imulation Using First U nooupled M ode S pace Approach	24
		3.2.3.	COMSOL Multiphysics	26
			3.2.3.1. Solving Poisson Equation	26
			3.2.3.2. Solving Schrödinger's Equation	27
		3.2.4.	Material Parameters	28
	3.3.	I	Results and Discussions	30
		3.3.1.	Simulator Validation	30
		3.3.2.	Electrostatic and Transport Characteristics	31
			3.3.2.1.Effect of Gate Voltage on 1 <sup>st</sup> Subband Energy Profile	31
			3.3.2.2.Effect of Drain Voltage on 1 <sup>st</sup> Subband Energy Profile	31
			3.3.2.3.Capacitance-Voltage and Current-Voltage Characteristics	31
			3.3.2.4. Transfer Characteristics and Transconductance	31
		3.3.3.	Parameter Extraction	36
			3.3.3.1.Extraction of Threshold Voltage (V <sub>th</sub> )	36
			3.3.3.2.Extraction of Drain Induced Barrier Lowering (DIBL)	36
			3.3.3.Extraction of Subthreshold Slope (SS)	36
			3.3.3.4.Extraction of On/Off Current Ratio	36
			3.3.3.5.Extraction of Effective Mobility ( $\mu_{eff}$ )	36
		3.3.4.	Transport Properties below Threshold Voltage	39
		3.3.5.	Transport Properties above Threshold Voltage	43
		3.3.6.	Device Performance Parameters	47
4.	Ana	lytical l	Modeling of Drain Current	48
	4.1.	I	Differential System Establishment	49
	4.2.	I	Evaluating the Constants $C_1$ and $C_2$	55

	4.3.	Drain Current Modeling	57
	4.4.	Calculation of Effective Density of States N <sub>dos</sub>	60
	4.5.	Model Verification	61
		4.5.1. Device Dimension Used	61
		4.5.2. Device Materials Used	61
		4.5.3. Material Parameters Used	62
		4.5.4. Benchmarking and Fitting Parameters Selection	62
	4.6.	Results and Discussions	64
		4.6.1. Transport Characteristics of the Analytical Device	64
		4.6.2. Threshold Voltage Extraction	67
		4.6.3. Limitations of the Analytical Model	68
5.	Con	nclusion	69
	5.1.	Summary	69
	5.2.	Suggestions for Future Work	70
Bi	bliog	raphy	71
ΑĮ	pend	lix	78
	A.	Journal Article Published	78

# **List of Figures**

		Page
1.1	Intel's Microprocessor transistor count [2].	1
1.2	ITRS roadmap [3] for transistor scaling in terms of physical channel length.	3
1.3	Intel's i nnovation e nabled t echnology pi peline i nfographic (Courtesy Intel [2]).	4
1.4	(a) Monolayer WSe <sub>2</sub> based p-FET by Fang et al. [26] (b) Air stable p-doped WSe <sub>2</sub> FET by Chen et al. [44] (c) n-doped WSe <sub>2</sub> FET by Zhao et al. [45] (d) CMOS inverter implemented on same WSe <sub>2</sub> flake by Tosun et al. [46].	7
2.1	Synthetic large scale growth of monolayer W Se <sub>2</sub> . (a) CVD growth of WSe <sub>2</sub> in the process of Selenization of WSe <sub>2</sub> powers in a hot-wall CVD furnace. (b) M onolayer W Se <sub>2</sub> flakes on Sapphire substrate at 850°C (optical microscope i mage). (c) M onolayer W Se <sub>2</sub> films on Sapphire substrate at 750°C (optical microscope image). (d) AFM image of monolayer W Se <sub>2</sub> on a Sapphire substrate grown at 850°C. (Image courtesy Huang et al. [54])	17
3.1	2D c ross s ection of the monolayer W Se <sub>2</sub> channel FET with channel length of 20 nm and top and bottom oxide thickness of 3 nm and 5 nm respectively.	21
3.2	(a) Bulk WSe <sub>2</sub> and (b) monolayer sheet of WSe <sub>2</sub> [101].	29
3.3	E-k diagram of (a) few layers of W Se <sub>2</sub> and (b) bulk W Se <sub>2</sub> obtained from the atomistic simulation of W Se <sub>2</sub> [101] using DFT simulation in ATK [52]. It is to be noted that, the bulk bandgap shown here is slightly underestimated than the actual bulk bandgap of 1.2 eV, which is an inherent limitation of DFT simulations.	29
3.4	First s ubband energy across the channel f or the monolayer M oS <sub>2</sub> channel device by Yoon et al. [27] at $V_G$ =0 and $V_D$ =0.5 V. Simulator described in this section gives similar results.	30
3.5	First subband energy profile across the channel with different gate bias conditions and fixed drain voltage of (a) 0V and (b) 0.4V.	32
3.6	First s ubband energy p rofile a cross the channel with different drain bias conditions and fixed gate voltage of (a) 0V and (b) 0.4V.	33
3.7	(a) Drain current-voltage characteristics at different gate biases (b) gate capacitance-voltage characteristics at zero drain voltage.	34
3.8	(a) Transfer characteristics (b) transcoductance profile at different drain voltages.	35
3.9	Threshold voltage extraction at different drain biases. For drain voltage of 0.8V threshold voltage is found to be 0.23 V and for drain bias voltage of 0.1V it is 0.28V.	37
3.10	Drain Induced Barrier Lowering (DIBL) e xtraction f rom t he	37

 $\log_{10}(I_{ds}) - V_{gs}$  curve at drain voltages of 0.1V and 0.8V. 3.11 Subthreshold Swing (SS) extraction from the  $\log_{10}(I_{ds}) - V_{as}$  curve at 38 drain voltages of 0.1V and 0.8V. Extraction of ON/OFF current ratio at drain voltages of 0.1V and 0.8V. 3.12 38 The maximum ON/OFF current ratio obtained is in the order of  $\sim 10^{10}$ . 3.13 Transmission co-efficient for the device for gate and drain voltages of 39 0V and 0.4V respectively. (a) LDOS at source and drain end (d) LDOS along the channel for gate 3.14 40 and drain voltages of 0V and 0.4V respectively. (a) First subband energy profile (b) Energy resolved current density of 3.15 41 the device for gate and drain voltages of 0V and 0.4V respectively. 3.16 (a) 2-D electron density (b) 3-D electron density across the device for 42 gate and drain voltages of 0V and 0.4V respectively. 3.17 Transmission co-efficient for the device for gate and drain voltages of 43 0.5V and 0.4V respectively. (a) LDOS at source and drain end (d) LDOS along the channel for gate 3.18 44 and drain voltages of 0.5V and 0.4V respectively. (a) First subband energy profile (b) Energy resolved current density of 3.19 45 the device for gate and drain voltages of 0.5V and 0.4V respectively. (a) 2-D electron density (b) 3-D electron density across the device for 3.20 46 gate and drain voltages of 0.5V and 0.4V respectively. 4.1 The M OSFET's tructure under c onsideration. It has a 2D m aterial 48 channel sandwiched between top and bottom oxides and corresponding top and bottom gates. The channel is p-doped. The source and drain are highly n-doped regions of the same 2D material. 4.2 To e stablish th e d ifferential s ystem f or th e 2 D M OSFET a n 49 infinitesimal box is considered to which Gauss's Law  $(\oint_{\mathcal{E}} \varepsilon \vec{E} \cdot \vec{ds} = Q)$ is applied. The directions of the surface vectors are outward positive. 4.3 Approximation of potential V(x) inside the 2D channel. 57 4.4 E-k diagram of WSe<sub>2</sub> obtained from first-principle DFT simulations in 60 Quantum E spresso s oftware [51]. The di agram s hows l owest conduction va lley a t K -point. T he ne arsst l ow point i s somewhere between K and  $\Gamma$  point. The energy difference be tween those two lowest valleys is approximately 8 meV. 4.5 Current from the analytical model is matched with the simulated results 63 by using appropriate fitting parameters. 4.6 Field dependent mobility used to evaluate the analytical current. 63 4.7 Channel pot ential  $\varphi(x)$  under di fferent t op ga te bi as c onditions. 64 Bottom gate is fixed at 0V. Drain voltage is fixed at 0.4V. Gate voltage is varied from 0 to 0.8V. 4.8 Channel pot ential  $\varphi(x)$  under different dr ain bi as c onditions. B ottom 65 gate is fixed at 0V. Top gate voltage is fixed at 0.8V. Drain voltage is varied from 0 to 2V.

4.9 Channel i nversion c arrier (electron) de nsity  $n_{2D}(x)$  under di fferent 65 drain bias conditions. Top gate voltage is fixed at 0.8V. Drain voltage is varied from 0 to 0.4V. Output c haracteristics (I<sub>d</sub>-V<sub>ds</sub>) of the device under different top g ate 66 4.10 voltage. Bottom gate is fixed at 0V. 4.11 Transfer ch aracteristics ( $I_{d}$ - $V_{gs}$ ) of the device under different drain 66 voltage. Bottom gate is fixed at 0V. 4.12 Threshold vol tage extraction from the  $\sqrt{I_{ds}} - V_{gs}$  curve for different 67

drain voltages. Bottom gate is fixed at 0V.

# **List of Tables**

		Page
3.1	Monolayer WSe <sub>2</sub> Parameters Extracted from Literature	28
3.2	Device Performance Parameters Obtained from Simulation	47
4.1	Physical Dimension of the Analytical Device	61
4.2	Material Used in the Analytical Device	61
4.3	Material Parameters for the Analytical Device	62
4.4	Fitting Parameters for the Compact Analytical Drain Current Model	62

# **List of Abbreviations**

**1D** One-Dimensional

**2D** Two-Dimensional

**3D** Three-Dimensional

**AFM** Atomic Force Microscope

**ALD** Atomic Layer Deposition

**ATK** Atomistix Toolkit

**CMOS** Complementary Metal Oxide Semiconductor

**C-V** Capacitance-Voltage

**CVD** Chemical Vapor Deposition

**DFT** Density Functional Theory

**DIBL** Drain Induced Barrier Lowering

**FEM** Finite Element Method

**FUMS** Fast Uncoupled Mode Space

**GAA** Gate-All-Around

**GGA** Generalized Gradient Approximation

**ITRS** International Technology Roadmap of Semiconductors

**LDA** Local Density Approximation

**LDOS** Local Density of States

**MOCVD** Metal Organic Chemical Vapor Deposition

**MOSFET** Metal Oxide Semiconductor Field Effect Transistor

**NCFET** Negative Capacitance Field Effect Transistor

**NEGF** Non Equilibrium Green's Function

**PAW** Projector Augmented Wave

**PDE** Partial Differential Equation

**PECVD** Plasma Enhanced Chemical Vapor Deposition

**PL** Photoluminescence

**PMMA** Polymethyl Methacrylate

QM Quantum Mechanical

**Q-V** Charge-Voltage

**SBH** Schottky Barrier Height

**SCE** Short Channel Effect

**SOC** Spin Orbit Coupling

**SOI** Silicon on Insulator

SS Subthreshold Slope

**TEM** Transmission Electron Microscope

**TFET** Tunnel Field Effect Transistor

**TMDC** Transition Metal Dichalcogenides

**UMS** Uncoupled Mode Space

**UTB** Ultra Thin Body

VASP Vienna Ab-initio Simulation Package

**XAS** X-Ray Absorption Spectroscopy

**XPS** X-Ray Photoelectron Spectroscopy

**XRD** X-Ray Diffraction

# **List of Symbols**

$\boldsymbol{q}$	Elementary Charge
k	Boltzmann Constant
h	Plank's Constant
ħ	Reduced Plank Constant
T	Kelvin Temperature
$L_{ch}$	Gate Length
$t_{ch}$	Channel Thickness
$t_{tox}$	Top Gate Oxide Thickness
$t_{box}$	Bottom Gate Oxide Thickness
W	Channel Width
$oldsymbol{arepsilon}_{ch}$	Dielectric Permittivity of WSe <sub>2</sub>
$\varepsilon_{tox}$	Dielectric Permittivity of Top Gate Oxide
$\boldsymbol{\varepsilon}_{box}$	Dielectric Permittivity of Bottom Gate Oxide
$N_A$	Uniform Doping Concentration in the Channel
$N_{sd}$	Uniform Doping Concentration in Source and Drain
$N_{2D}$	Inversion Charge Density in the Channel
$N_{dos}$	Effective Density of States
$n_i$	Intrinsic Carrier Concentration
$oldsymbol{\Phi}_{mt}$	Work-Function of Top Gate Electrode
$\Phi_{mb}$	Work-Function of Bottom Gate Electrode
$V_{Gt}$	Top Gate Bias
$V_{Gb}$	Bottom Gate Bias
$V_{Gt}'$	Effective Top Gate Bias
$V_{Gb}'$	Effective Bottom Gate Bias
$V_{S}$	Source Bias Voltage
$V_D$	Drain Bias Voltage
$V_{bi}$	Built-in Potential
V <sub>ED</sub> ,	Flat-Band Voltage of Ton Gate Flectrode

Flat-Band Voltage of Bottom Gate Electrode  $V_{FBb}$ Electron Affinity  $\chi_{ch}$  $\boldsymbol{E}_{\boldsymbol{g}}$ Bandgap Energy  $m^*$ Effective Mass Effective Carrier (Electron) Mobility  $\mu_n$ Low Field Carrier (Electron) Mobility  $\mu_{n0}$  $C_{ox}$ Gate Oxide Capacitance  $\boldsymbol{E}_{||}$ Lateral Electric Field from Source to Drain

 $g_s$  Spin Degeneracy

 $g_i$  Valley Degeneracy

**VSATN** Saturated Carrier (Electron) Velocity


# Chapter 1

# Introduction

## 1.1 Current Trend and Challenges of CMOS Technology

In 1965 Intel's co-founder Gordon Moore famously predicted that the number of components per integrated chip will be doubled every year. He revised his prediction in 1975 [1] stating that the doubling will happen approximately in every two years. This prediction, known as "Moore's Law", has been acting as a guideline for the semiconductor industry to set their goals and made them push harder to break the technological boundaries through constant innovation.

As shown in Figure 1.1, number of transistors per chip grew steadily every year so far, as per Moore's Law. To sustain this growth the semiconductor industry had to face many challenges over the years. The first major blow came in early 2000 w hen the technology node shrunk below 90 nm. The high clock speed and smaller device dimension caused heat to get trapped inside the chips and gradually make them too hot to use. To counter the heating problem the industry halted the increase in clock speed and introduced multi-core processors to keep up with the Moore's law.



**Figure 1.1:** Intel's Microprocessor transistor count [2].

As technology node got smaller, gate length and oxide thickness got smaller as well, leading to Short Channel Effects (SCEs) and gate leakage current. The most common short channel effects are Channel Length Modulation, Drain Induced Barrier Lowering (DIBL), Threshold Voltage R oll-off and Velocity S aturation. O ver the years, the semiconductor industry had came up with various modifications to the basic Si-based MOSFET structure to keep those non-ideal effects in check and continue scaling.

Channel Length Modulation, first observed in long channel MOSFETs, shortens the effective channel length of t he d evice with t he a pplication of drain bi as. B ut t his effect is most prominent with short channel devices where it acts as one of the reasons for the finite positive slope of MOSFET's  $I_{ds}$ - $V_{ds}$  curve in the saturation region. Shorter effective channel length causes v arious other S CEs and disrupts the constant electric field's caling approach. This effect can be countered by increasing the channel doping concentration.

Drain Induced B arrier Lowering (DIBL) is caused when device length is so small that the source to drain lateral electric field is no longer insignificant compared to the vertical electric field due to the gate voltage. This results in lowering of the top of the conduction band barrier with the drain voltage and gives an  $I_{ds}$ - $V_{ds}$  curve with positive slope in the saturation region. Because of this effect the threshold voltage of the device becomes a function of the applied drain voltage. Increased gate control over the channel, either by means of thinner cannel or increased gate confinement, can get rid of this problem.

Another m ajor s hort c hannel e ffect i s Hot Carrier Effect or Impact I onization, where increased lateral electric field due to shorter channel length causes the carrier electrons to gain much higher energies than average electrons in an n-MOSFET. These "Hot Electrons" hits Silicon a toms and creates electron-hole pairs due to impact i onization, which in turn creates a channel-to-substrate current. If the "Hot Electrons" gain enough energy it may even overcome the channel-oxide barrier and damage the gate oxide material. A physical isolation of the channel from the substrate and a thick high- $\kappa$  oxide can prevent this effect.

Increased I ateral el ectric field i n t he ch annel al so cau ses Velocity Saturation, w here t he average v elocity o f ch arge c arriers n o l onger increases I inearly w ith the el ectric field. Velocity saturation is c aused b y i ncreased s cattering o f h ighly energetic e lectrons and i t eventually increases the transit time of carriers through the channel.


Another implication of the increased lateral electric field is avalanche breakdown, which occurs in the channel at the drain end. Avalanche breakdown causes current to flow from drain to source through the substrate underneath the channel, which results in channel breakdown at a lower drain voltage. Silicon-on-insulator (SOI) and Ultra Thin Body (UTB) channel MOSFET can reduce this problem significantly.

Gate Oxide Breakdown is another non-ideal effect associated with the aggressive scaling of transistors. With the reduction of the feature length of a transistor generation, gate oxide thickness gets smaller as well, making it more prone to electrostatic breakdown. This is major

reason of modern day transistor failure and poses a severe challenge to the device reliability. Use of thick high-κ gate oxides can improve the breakdown problem while keeping the gate capacitance at the level demanded by the constant scaling. Thicker gate oxides also reduce the Quantum Mechanical tunneling at the channel-oxide interface and minimize the gate leakage current. Intel is already u sing high-κ gate oxide in their transistors for 45 nm technology node and beyond.

Random Dopant Fluctuation is another major issue with shorter device dimension. A 10 nm channel Si-MOSFET has only 20 to 23 Silicon atoms in between the source and drain, which makes uni form dopi ng of the channel very difficult and threshold vol tages vary from transistor to transistor in a process.


Subthreshold Current is one of the important factors affecting the scaling of transistors. Since the operating voltage is very low for present day devices, the threshold voltage is not much higher than the of f-voltage. This gives rise to a significant drain current even be low the threshold voltage and is one of the major reasons of heating in off-state devices. The severity of this unwanted current is represented by Subthreshold Slope (SS) which indicates the voltage required in milivolt to reduce the drain current by a factor of ten below the threshold voltage. Unfortunately traditional MOSFET structure cannot go below a SS of 60 m V/dec. Transistor structures with higher degree of gate control like Gate-all-round (GAA) FET and FinFET c anh ardy reach that theoretical limit of SS. Only viable option to reduce the SS below 60 mV/dec is the use of Negative Capacitance FET (NCFET) or Tunnel FET (TFET), which is technologically not feasible yet.



**Figure 1.2:** ITRS roadmap [3] for transistor scaling in terms of physical channel length.

The s emiconductor i ndustry c oped w ith t he S CEs a nd ot her non-ideal ef fects m entioned above by using strained S i-Ge channel for 90 nm and hi gh-κ gate ox ides be yond 45 nm technology nodes. From 2011, Intel started to use Tri-gate Silicon transistors in their 22 nm technology nodes, allowing them to have better gate control on the device channel and reduce the S CEs. Intel w ill b e u sing th e s ame T ri-gate S ilicon transistors te chnology in their upcoming processors beyond the 22 nm node. Intel's latest 'Kaby Lake' microprocessors are scheduled to be released by the end of 2016 which will have 14 nm transistors [4]. The 14 nm technology node will be using Silicon Tri-gate transistors as well, with a physical fin-length of 8 nm [5].

As technology node goes down to 10 nm, 7 nm and eventually to 5 nm, to keep up with the Moore's law the physical gate length of the transistors needs to be shrunk as well. According to ITRS 2013 roadmap [3], by the year 2028 the physical gate length of transistors will be 5 nm (Figure 1.2) which means only around 10 S ilicon atoms in the channel. B eyond 10 nm node Tri-gate S ilicon channel transistors will not suffice to overcome the power dissipation and s caling challenges and new material and s tructures will be needed. Intel's Innovation Enabled Technology Pipeline (Figure 1.3) a lso s upports the need f or alternate channel materials and novel structures for future generation transistors.



**Figure 1.3:** Intel's innovation enabled technology pipeline infographic (Courtesy Intel [2]).

To o vercome the electrostatics and power challenges global research efforts have been devoted by researchers to innovate new materials for semiconductor application. These materials range from Organic Materials, III-V Compound Materials, Graphene and other 2D

materials. Along this line of e ffort came the innovation of Monolayer Transition Metal Dichalcogenides (TMDCs) as prospective candidates for the next generation of transistors.

#### 1.2 Two Dimensional Material Channel MOSFETs

Traditional tr ansistor s tructures h ave a lready to uched th eir s caling limit a nd o nly v iable solution to uphold Moore's law lies in 3D structure like Fin-FET and Gate-all-around FET or Ultra Thin Body (UTB) C hannel FETs. Although in extreme s caling limits UTB channel FETs easily outsmart 3D devices, it is not easy to deposit a defect free UTB channel in sub-5 nm g ate le ngth r egime w hen the s emiconductor ma terial h as Zinc-blende or D iamond structure. U se of s ingle l ayered 2D semiconductors [6] like G raphene or m onolayer Transition Metal Dichalcogenides (TMDCs) [7-11], Phosphorine [12-13] and S ilicene [14] as UTB channel solves that problem, as despite being only an atomic layer thick, they exhibit minimal roughness, dangling bonds and defect states.

## 1.2.1 Motivation for Choosing TMDCs

Among the single layered semiconductors, Graphene is not suitable as transistor because of the absence of intrinsic bandgap in Graphene. Although methods of opening bandgap in Graphene like forming Nano Ribbons [15-17], applying strain [18-21] and/or electric field [22-25] have been explored, sufficient bandgap for getting a suitable on/off current ratio is yet to achieve. As an immediate solution to this problem comes the monolayer TMDCs, as they have a very high bandgap in addition to their single layered hexagonal unit cell like Graphene [26-28].

In r ecent years, a mong t he m onolayer TMDCs, Molybdenum Disulphide (MoS<sub>2</sub>) a nd Tungsten Diselenide (WSe<sub>2</sub>), have gained broad interest as transistor channel materials [29-31]. Their high bandgaps and sub-1 nm thickness makes them the most suitable candidate for next generation low pow er transistors. Apart from the application in memory devices and microprocessors, flexibility, transparency, and pristine interfaces made TMDCs ideal candidates for display electronics [32] and bio/gas sensors [33-34]. The TMDC based FET has matured quite a lot over the years with the demonstration of large scale CVD growth technique [35] and demonstration of both n-type and p-type FETs based on MoS<sub>2</sub> and WSe<sub>2</sub> [26, 36-37] FETs with record on-state and off-state performances. In addition, tremendous research efforts are being given to improve the performance of TMDC FETs addressing the residual is sues like high contact resistances with source/drain metals, high interface trap density, low electron and hole mobility and inefficient air-stable doping methods [38].

Other recent 2 D ma terials li ke Phosphorine and Silicene is at el ementary stages of development at present and their transport and scaling performances are not established yet.

This makes TMDCs like  $MoS_2$  and  $WSe_2$  the best possible solution to the ultimate scaling obligations of future transistors for the time being.

#### 1.2.2 Motivation for Choosing WSe<sub>2</sub>

Despite of s howing p romise f or l ow pow er a pplication, M oS<sub>2</sub> based t ransistors ar e l ess suitable for high performance operation since monolayer MoS<sub>2</sub> has a high electron and hole effective mass and low carrier mobility [39].


Recent studies indicates that  $MoS_2$  FETs with high- $\kappa$  dielectric has very low carrier mobility of about  $60 \text{ cm}^2/\text{V} \cdot \text{s}$  due to remote phonon scattering [30, 40]. According to Liu et al. [41] phonon scattering limits the ballistic performance of monolayer  $MoS_2$  FET even at sub-10 nm technology nodes. Moreover, monolayer  $MoS_2$  FETs are yet to demonstrate the scaling performance required to comply with the ITRS roadmap [27, 41-42].

In search of high mobility monolayer channel material which conforms to ITRS roadmap, many other Transition Metal Dichalcogenides are being explored [28] and as a result of that endeavor monolayer WSe<sub>2</sub> based p-FET has been fabricated (Figure 1.4a) [26].

Bulk WSe<sub>2</sub> is quite stable and ox idation resistant than its Sulphide counterpart in case of a humid environment [37, 43]. Bulk WSe<sub>2</sub> crystal also demonstrated carrier mobilities around 500 c m<sup>2</sup>/V.s [9]. The ex perimental monolayer WSe<sub>2</sub> device by Fang et al. [26] with high band gap (1.6 eV) showed higher effective carrier mobility (250 cm<sup>2</sup>/V.s) than monolayer MoS<sub>2</sub> based devices. In recent literature methods of n-type (Figure 1.4b) [44] and p-type (Figure 1.4c) [45] doping of monolayer WSe<sub>2</sub> FET have been demonstrated, which led to fabrication of high performance CMOS inverter (Figure 1.4d) [46] solely based on monolayer WSe<sub>2</sub> channel.

In 2011 Y oon et al. [27] published rigorous Quantum Mechanical (QM) simulation study of short channel ( $L_G$ = 19 n m) monolayer MoS<sub>2</sub> transistor using Fast Uncoupled Mode Space (FUMS) [47-48] based Non-equilibrium Green's Function (NEGF) [49] approach, to predict the performance of such devices. In this thesis similar approach has been followed to perform an extensive QM simulation analysis of monolayer WSe<sub>2</sub> channel transistors.

Besides experimental and physical modeling, compact analytical modeling of monolayer TMDCs is of paramount importance in order to explore the full potential of these materials for ultra-scaled device applications. Cao et al. [38] recently proposed a generalized compact transport model for 2D TMDCs that takes into various non-ideal device effects into account. However, this model is not specific to WSe<sub>2</sub> FETs and the assumptions and simplifications utilized to develop this model deserve some attention specific to WSe<sub>2</sub>. In this work a better model specific to monolayer W Se<sub>2</sub> has be en developed which correctly predicts the performance and transport properties for WSe<sub>2</sub>.



**Figure 1.4:** (a) Monolayer W Se<sub>2</sub> based p-FET by F ang et al. [26] (b) Air stable p-doped WSe<sub>2</sub> FET by Chen et al. [44] (c) n-doped WSe<sub>2</sub> FET by Zhao et al. [45] (d) CMOS inverter implemented on same WSe<sub>2</sub> flake by Tosun et al. [46].

## 1.3 Thesis Objectives

The primary objectives of this work can be divided into following four parts-

- we First, to develop a 1D self-consistent Schrödinger-Poisson solver for simulating the Electrostatics of monolayer WSe<sub>2</sub> channel Field Effect Transistor.
- Second, to develop a F ast U noupled M ode S pace (FUMS) a pproach based 2D numerical transports imulator using Non-equilibrium G reen's F unction (NEGF) Formalism for fully depleted monolayer WSe<sub>2</sub> channel Field Effect Transistor.
- π Third, to de velop a compact current-voltage model for monolayer W Se<sub>2</sub> channel Field Effect Transistor considering different secondary effects.

Fourth a nd final, to a ssess the viability of monolayer W Se<sub>2</sub> channel Field E ffect Transistors f or f uture e lectronic a pplications by evaluating various p erformance parameters like threshold voltage, on c urrent, on/off c urrent r ation, dr ain i nduced barrier lowering and subthreshold swing.

## 1.4 Thesis Organization

The entire thesis is organized into five chapters. A brief outline of each chapter is described below.

The first chapter discusses the current technological status of transistors and briefly sheds lights on the scaling issues and need for futuristic innovations in every aspect of semiconductor devices to uphold the technological progression professed by Moore's law. It also introduces the context of the innovation behind monolayer Transition Metal Dichalcogenide (TMDC) channel MOSFETs.

The second chapter summarizes the research and technological progress achieved so far to make monolayer W Se<sub>2</sub> channel M OSFETs a reality. It presents a brief overview of the literature r elated to d evice s imulation, ma terial d evelopment, f abrication and d evice characterization of monolayer WSe<sub>2</sub> FETs.

The third chapter describes the development of a numerical quantum mechanical Electrostatic and Transport simulator for the monolayer WSe<sub>2</sub> device. At the first part of this chapter the device structure is defined along with governing equations and theoretical discussions on the electrostatic a nd tr ansport c haracteristics is p erformed. T his s ection is followed by configuration m ethods of r elated s oftware pl atform f or t he s imulator. Then ext s ection presents s ome k eyr esults obtained f rom the s imulator developed and be nchmarks the accuracy of the s imulator. F inally v arious p erformance p arameters are extracted from the simulated results to evaluate the feasibility of the proposed s tructure in terms of transport characteristics.

The fourth chapter introduces a s implified compact an alytical drain current-voltage model from fundamental treatment of charge-potential system of the device. This chapter rigorously studies the mathematical f ormulation of the device system and in troduces physically justifiable assumptions to simplify the problem. This chapter gradually develops a closed form analytical model of the current-voltage problem and defines few fitting parameters to benchmark its output. Finally, few key results from the analytical model have been demonstrated at the last part of this chapter.

The fifth and last chapter of this thesis outlines the conclusion of this thesis work. It also briefly describes prospective fields of future improvements and modifications to this work.

# Chapter 2

# Exploration of the Monolayer WSe<sub>2</sub> FET

## 2.1 Simulation

#### 2.1.1 Material Level Simulation

Monolayer WSe<sub>2</sub> has very different properties than their bulk form. For example, bulk WSe<sub>2</sub> has an indirect bandgap of 1.2 eV, whereas monolayer WSe<sub>2</sub> has a 1.6 eV direct bandgap [39, 50]. To seek for the suitable T MDC with desired property, material level simulation is necessary. Solving the band structure using first principle DFT simulation can provide that valuable insight to the material properties of monolayer TMDCs. Open source softwares like Quantum E spresso [51] can perform such simulations. Commercial to ols like A tomistix ToolKit (ATK) [52] are also available.

In 2014 Zhao et al. [45] utilized First Principle Density Functional Theory (DFT) [53-54] calculations to study their experimental p-doped W Se<sub>2</sub> transistor. For the simulation, they have considered p lane w ave b asis s ets and P rojector A ugmented W ave (PAW) pseudopotentials [54-55] in the Vienna Ab-initio Simulation Package (VASP) [53, 56-57].

In 2013 Liu e t al. [37] studied r ole of m etal c ontacts i n designing high p erformance monolayer n -type W Se<sub>2</sub> Transistors us ing A b-initio DFT calculations. The s imulation indicated that the d-orbitals of the contact metal play a vital role in creating low resistance ohmic contacts with monolayer WSe<sub>2</sub>. In addition to the presence of d-orbitals, smaller work function of the contact metal compared to WSe<sub>2</sub> affinity is necessary for the best possible n-WSe<sub>2</sub>-metal contact.

In 2014 K ang et al. [58] computationally studied metal contacts to monolayer Transition Metal Dichalcogenide semiconductors. Their work employed the Kohn-Sham DFT [55] to compute the band structure of Monolayer WSe<sub>2</sub> because it offers significant computational advantages over ot her Ab-initio m ethods. Although, K ohn-Sham D FT sometimes underestimates the b andgap of the m aterials for most common exchange-correlation potentials like the generalized gradient a pproximation (GGA) [59] and the local density approximation (LDA) [60], this work revealed that LDA alone is sufficient to get the theoretically and experimentally accurate bandgap of 1.6eV [61].

In 2012 K ang et al. [28] performed numerical DFT calculations using A tomistix T oolKit (ATK) [52]. This work calculated optimized geometries, PDOS, electron densities and tunnel

barriers of metal-TMDC contacts using DFT to discover that Pd is the best source(drain)-contact metal for monolayer intrinsic WSe<sub>2</sub> and forms p-type contact.

In 2013 Liu et al. [39] performed Ab-initio DFT calculations on metal-WSe<sub>2</sub> system to study the performance of monolayer WSe<sub>2</sub> FET. For metal they have chosen Ag (111) since it has a small-work-function which forms good contacts for n-type devices. Calculation revealed that although natural WSe<sub>2</sub> is intrinsic, it can be n-doped by depositing Ag onto the monolayer.

In 2015 S engupta et a l. [62] showed the ef fects of el ectron-phonon s cattering on t he performance of monolayer n-WSe<sub>2</sub> MOSFET using material parameters obtained from LDA-DFT calculations. They concluded that the performance of the monolayer WSe<sub>2</sub> FET is less prone to phonon s cattering and has a ballisticity of 83% for a 10 nm channel. On the other hand, in the presence of scattering there can be a 21–36% increase in the intrinsic time delay as well.

In 2016 Su et al. [63] employed the Vienna Ab-initio DFT calculations to study the electronic properties of  $MoS_2/WSe_2$  heterobilayers and the effect of both the external in-plane biaxial strain and out-of-plane compressive strain on it.

In 2015 H osseini e t a l. [64] cal culated t he bandstructure of W Se<sub>2</sub> using LDA-DFT mechanism in the S IESTA c ode [65] and s tudied the effect of s train on the electronic bandstructure and low field mobility. The study revealed sharp increase in the mobility of WSe<sub>2</sub> with relatively small tensile strain. Whereas, a relatively small increase in compressive strain r esults in initial decrement of the mobility, which then increases again with further increase in compressive strain.

In 2014 D esai et al. [66] studied the strain-induced indirect to direct bandgap transition in multilayer WSe<sub>2</sub>. T heir ex perimental results d emonstrated a d rastic en hancement in Photoluminescence intensity f or multilayer W Se<sub>2</sub> under uni axial t ensile strain, w hich i s attributed to a n in direct to direct bandgap t ransition. D FT c alculation s upported t he experimental results and revealed very small energy difference exists between the direct and indirect bandgaps of WSe<sub>2</sub> and the transition is easily controllable u sing p ractically achievable stain on the channel.

In 2016 Wang et al. [67] made a comparative study of the interfacial properties of monolayer and bilayer WSe<sub>2</sub> with different metals using the DFT band structure calculation. The study found that, in the absence of the spin-orbital coupling (SOC) Pd contact has the minimum hole Schottky Barrier Heght (SBH). Whereas with SOC, WSe<sub>2</sub>-Pt interface has the minimum hole SBH and thus acts as a p-type Ohmic contact.

In 2013 D uerloo e t a l. [68] e mployed D FT calculations to e stimate the piezoelectric coefficients WSe<sub>2</sub> along w ith f ew ot her m onolayer T MDCs. T he s tudy r evealed t hat monolayer TMDCs possesses greater piezoelectric coefficients compared to commonly used Wurtzite piezoelectrics.

In 2015 A llain et al. [69] us ed DFT calculations to show that, due to orbital overlap and reduced tunnel barriers, edge contacts lead to a shorter bonding distance than top contacts for both the monolayer and multi-layer TMDs.

In 2014 Y uan e t a l. [70] s tudied t he s pin-valley-coupled circular pho togalvanic c urrent generation i n WSe<sub>2</sub> using V ASP D FT p ackage. They h ave demonstrated a s pin-coupled valley photocurrent in a WSe<sub>2</sub> electric-double-layer transistor and found that the direction and magnitude of the current is dependent on the degree of circular polarization and external electric field.

In 2013 Liang et a l. [71] r eported Q uasiparticle b and-edge e nergy a nd ba nd of fsets of monolayer WSe<sub>2</sub> using first-principle DFT calculations. In addition to bandgap calculations, absolute band-edge energies with respect to the vacuum level have been estimated.

In 2015 Zhou et al. [72] investigated the phonon t ransport of monolayer  $WSe_2$  employing DFT with the phonon Boltzmann transport equation. The study found that, compared to other 2D ma terials the monolayer  $WSe_2$  has relatively lower thermal conductivity, which is attributed to its Debye frequency and heavy atom mass.

In 2015 J iang e t al. [73] us ed Ab-initio quantum simulation to e stimate the t ransport performance and scaling limit of the sub-10 nm monolayer TMDC TFETs. They found that, in terms of high-performance and low-operating-power WTe<sub>2</sub>-TFET offers the them ost promising results compared to WSe<sub>2</sub> and other TMDC TFETs.

In 2015 Dai et al. [74] used DFT computations to study bandgap tunability of the multilayer  $WSe_2$  sheets with the application of external electric fields. The study concluded that the bandgap of  $WSe_2$  sheet decreases with the increment of the vertical electric field and gradually turns it metallic at about of 0.6–2.0 V/nm electric field, depending on the number of layers present in the sheet.

In 2013 M ishra et al. [42] studied the dependence of the performance of TMDC FETs on materials and number of layers, using V ienna Ab-initio S imulation P ackage (VASP) and ballistic quantum transport calculations. The study of 5 nm channel TMDC FET with a 2 nm underlap at both side of the gate revealed excellent switching performance but lacked the peak current required by ITRS roadmap at this level of scaling.

#### 2.1.2 Device Level Simulation

Once the material parameters are in hand the performance of the device to be made with that material can be evaluated. Different p hysical parameters and dimensions need to be optimized for better performance of the device. These are done by device level simulation of

monolayer T MDC FETs. A s an el ectron d evice, both t he e lectrostatics a nd t ransport properties of monolayer TMDC FETs are required to be studied to get the optimal structure with greatest performance.

#### 2.1.2.1 Simulation of Electrostatics

To obtain the Electrostatics of the device, 1-D Schrödinger and Poisson equations is solved self-consistently in the direction perpendicular to the channel. This is done by coupling COMSOL Multiphysics [75] and MATLAB [76]. Introduction of COMSOL Multiphysics allows dealing with complex geometry. Only the partial differential equations of Schrödinger and Poisson are solved in COMSOL environment. The numerical data are exported to MATALB in real time at every iteration and all the numerical coupling and calculations are done inside MATLAB. Upon convergence this simulation gives complete electrostatics of the device including C-V characteristics, surface-potential, charge profile, effect of  $D_{it}$  and fixed oxide charge etc. So far no work in the literature investigates the detailed electrostatics of the monolayer WSe<sub>2</sub>.

#### 2.1.2.2 Simulation of Transport Properties

Transport simulation can be done using FUMS [47-48] approach. Here, Poisson equation is to be solved for a 2D cross section along the channel. Schrödinger equation is to be solved only for one 1D cross section perpendicular to the channel, from which the solution of the Schrödinger equation across the channel can be approximated applying Perturbation Theory. The channel is treated as fully depleted and channel charge is calculated using N EGF Formalism. U pon convergence, the simulator can provide B allistic drain current-voltage characteristics, Threshold Voltage, Transconductance profile, Subthreshold Swing and other performance parameters. This simulator can accurately model S CEs like D rain Induced Barrier Lowering (DIBL) and Threshold V oltage S hifting. Here also, the differential equations can be solved by COMSOL and coupling and calculations can be done in MATLAB environment.

In 2013 Chang et al. [77] compared ballistic transport characteristics of monolayer WSe<sub>2</sub> with other T MDCs using atomistic full-band N EGF simulations with T ight B inding potentials obtained from DFT. They considered n-type TMDCs with channel length of 15 nm deposited on a 50 nm t hick S iO<sub>2</sub> substrate, 2.8 nm t hick H fO<sub>2</sub> as t op ox ide and n -type doping concentration of  $7\times10^{13}$  cm<sup>-2</sup> at source and drain. The NEGF simulations revealed excellent off-state and short channel performances of the TMDC FETs in terms of SS and DIBL.

In 2013 M ishra et a1. [42] studied the transport performances of TMDC devices by using Non-equilibrium Green's Function (NEGF) formalism to calculate the charge and then self-consistently solving the Poisson's equation. Their an alysis r evealed s caling p otential of TMDC FETs up to 5 nm channel length with excellent on/off current ratio of 10<sup>6</sup>, SS of 65

mV/dec and transconductance of 150  $\mu$ S/ $\mu$ m. The study also revealed that, increasing the number of layers in TMDC FETs does not increase the on c urrent as the channel loses the gate control with the increasing number of channel layer.

In 2014 Cao et al . [30] p resented dissipative q uantum t ransport s imulations us ing Non-equilibrium Green's Function (NEGF) formalism to study the scalability and performance of monolayer/multilayer 2D FETs. The study covered the effects of gate underlap, scattering strength and c arrier effective mass and c oncluded that the high mobility and low effective mass of WSe<sub>2</sub> is suitable for bot h high-performance and low-standby-power transistor applications up to 5.9 nm technology node. The work used HfO<sub>2</sub> as both the top and bottom gate ox ide and ensured a high source/drain dop ing of  $6.5 \times 10^{13}$  cm<sup>-2</sup> in order to ma intain ohmic source/drain contacts. According to this study, 2D FETs has the potential to follow the ITRS roadmap up to the year 2026.

In 2015 Ilatikhameneh et a l. [78] d eveloped a s caling t heory f or electrically d oped 2 D transistors using full band atomistic NEGF simulations that revealed that for  $WSe_2$  TFET the same EOT but different oxide thicknesses can result in three order of magnitude difference in on-current. The work also revealed that both physical thickness of the oxides and spacing between the gates are major performance parameters for electrically doped 2D TFETs, with the former being most important.

In 2014 M ajumdar e t al. [79] simulated a non-planar double ga te F ET structure w ith monolayer T MDC channel u sing an effective mass b ased H amiltonian (H) and N EGF formalism. The proposed F in FET-compatible n on-planar s tructure has  $SiO_2$  as f in ox ide surrounding the TMDC channel. The source/drain doping, EOT of the oxide and monolayer thickness of the channel are considered  $9 \times 10^{12}$  cm<sup>-2</sup>, 0.7nm and 0.65 nm r espectively. Simulation revealed that, both over-the-barrier thermionic and direct source-drain tunneling currents govern the characteristics of such ultra scaled devices.

In 2013 K umar et al. [80] investigated the electron transport properties of layered T MDC FETs with non-equilibrium Green's Function (NEGF) formalism u sing D FT H amiltonian. The transport characteristics are calculated using the well known Landauer-Buttiker formula [81].

In 2014 Zhang et al. [82] performed a simulation study on valley-polarized current generation and transport in monolayer W Se<sub>2</sub> transistors. To simulate the TMDC transistor, this work used D FT calculations carried out within the K eldysh non equilibrium Green's function (NEGF) formalism [83–85]. It was estimated that to make WSe<sub>2</sub> valley transistors with perfect valley polarization at least 50-100 nm channel length is required depending on the applied gate bias voltage.

## 2.2 Analytical and Compact Modeling

Analytical and compact modeling can give better insight into the operation of a device. For monolayer TMDCs classical transport models will not be appropriate because of the presence of high degree of confinement. The quantum model can be easily formulated by assuming that the potential drop at the ultrathin channel in the confinement direction is negligible. Also, the potential across the channel can be accurately approximated as a quadratic function of the dimension. U sing t his a pproximation and solving S chrödinger and P oisson e quation analytically can give the surface potential profile and hence the current transport across the channel. For modeling threshold voltage only semiclassically approximated charge can be used to obtain simplified c losed form equation. Once the primary analytical model is developed various secondary effects like Mobility Degradation and Interface Traps etc. can also be incorporated into the model.

In 2012 J iménez et al. [86] presented a physics-based model for the surface potential and drain current for monolayer T MDC FET. The work took the 2D density-of-states of the monolayer TMDC and its impact on the quantum capacitance into account and modeled the surface pot ential. The authors further developed an expression for the drain current considering the drift-diffusion mechanism. The analytical expressions of surface potential and drain current derived in this work are applicable for both the subthreshold and above threshold regions of operation. Although the analytical model is be nchmarked a gainst a prototype TMDC transistor, it has some major limitations like non-scalability due to lumped capacitor network based intrinsic device characteristics and in sufficient differentiation between Fermi potential (voltage) and electrostatic potential in the model.

In 2014 Cao et al. [38] presented an analytical I-V model for 2D TMDC FETs as well. The model takes physics of monolayer TMDCs into a count and of fers a single closed form expression for all three i.e. linear, saturation, and subthreshold regions of operation. The authors also incorporated various non-ideal secondary effects like interface traps, mobility degradation, and inefficient doping in the model, although that resulted in current equations having an integral form instead of closed form. The compact analytical model has been benchmarked against both numerical device simulation and experimental result.

In 2015 N ajam et a l. [87] i ntroduced a surface p otential-based l ow-field d rain cu rrent compact model for 2D TMDC FET taking dielectric interface traps into account. In this work, the de rived dr ain current m odel is cap able of self-consistently c alculating t he s urface potential of t he de vice and i nterface t rap charge  $Q_{it}$  with the help of an ex perimentally reported interface trap distribution. The final current equation has a closed form and works well for all regions of operation.

## 2.3 Fabrication and Testing

Over the year many groups have experimentally demonstrated monolayer W Se<sub>2</sub> channel transistors. These work ranges from basic W Se<sub>2</sub> MOSFETs to advanced devices like W Se<sub>2</sub> based TFET, TMDC Heterostructure FET and so on. In this section few of those works have been introduced from the literature.

In 2012 Fang e t a l. [26] reported high performance p -type monolayer WSe<sub>2</sub> FET with chemically dop ed source and drain contacts and high- $\kappa$  gate dielectrics. The FET had a S i substrate with 270 nm SiO<sub>2</sub> bottom oxide, 17.5 nm ZrO<sub>2</sub> top gate dielectric and Pd metal gate. At room temperature, the monolayer transistors exhibited an effective hole mobility of ~250 c m²/V.s, s ubthreshold s wing of ~60 m V/dec, and on -off c urrent r atio of 10  $^6$  with a channel length of 9.4  $\mu$ m.

In 2015 M ovva et al. [88] demonstrated dual-gated p-type few-layer W Se<sub>2</sub> FET with high work-function Pt source/drain contacts, Pd top gate and a hexagonal boron nitride top-gate dielectric. The devices achieved hole mobility and on-off current ratio of 140 cm<sup>2</sup>/V.s and  $10^7$  respectively at room temperature. The W Se<sub>2</sub> layer is deposited on a SiO<sub>2</sub>/Si substrate with a effective channel length of 6  $\mu$ m and supported a maximum drive current of 5  $\mu$ A/ $\mu$ m at -5 V top gate bias voltage.

In 2014 Tosun et al. [46] demonstrated a CMOS inverter by implementing both n and p-type inverter on the same WSe<sub>2</sub> flake for the first time. In the p-FET, high work function Pt is used to inject hole at the source contact of WSe<sub>2</sub>. Whereas, the n-FET is formed by degenerately doping the Pt-WSe<sub>2</sub> contact by Potassium (K). Both the n and p-type FETs achieved an onoff current ratio of  $10^4$  and the DC gain of the inverter was measured to be greater than 12. The inverter h ad  $ZrO_2$  top g ate di electric and 10 nm thick W Se<sub>2</sub> flake g rown on S iO<sub>2</sub>/Si substarte. The effective channel length was 2  $\mu$ m with a gate underlap and overlap at the source/drain contacts of n and p-FET respectively.

In 2013 Banerjee et al. [39] demonstrated a back gated monolayer WSe<sub>2</sub> n-FET on a 72 nm Al<sub>2</sub>O<sub>3</sub>/Si s ubstrate. The d evice u tilized Ag (10 nm)/Au (100 nm) for s ource/drain contact which provides excellent contact resistances with doped monolayer WSe<sub>2</sub>. The fabricated n-FET had channel length and width of 1.5  $\mu$ m and 1  $\mu$ m respectively and displayed on-current of 110  $\mu$ A/ $\mu$ m and mobility of 48 cm<sup>2</sup>/V.s.

In 2014 Zhao et a l. [45] demonstrated a ir s table p-type doped WSe<sub>2</sub> FET u sing c ovalent functionalization. The p-FET had a 7 nm thick WSe<sub>2</sub> flake grown on 260 nm thick SiO<sub>2</sub> on Si substrate using mechanical exfoliation with a varying channel length from 500 nm -2  $\mu$ m. P-doping of WSe<sub>2</sub> was achieved through the chemical absorption of NO<sub>x</sub> at 150 °C leading to a maximum hole concentration of  $10^{19}$  cm<sup>-3</sup>. This degenerate p-type doping enabled 5 orders of magnitude contact resistance reduction at Pd-WSe<sub>2</sub> source/drain contacts.

In 2014 C hen et a l. [44] demonstrated airs table n-doped 2  $\mu$ m channel WSe<sub>2</sub> FET using positively charged SiN<sub>x</sub> films at 150°C. The top SiN<sub>x</sub> and bottom SiO<sub>2</sub> gate dielectrics had thicknesses of 50 m and 260 nm respectively. The SiN<sub>x</sub> film with positive charge centers is deposited on the WSe<sub>2</sub> surface using P lasma Enhanced C hemical Vapor D eposition (PECVD) which electrostatically induced electrons at the WSe<sub>2</sub> channel. The fixed positive charge is controllable by flows and ratios of NH<sub>3</sub> and SiH<sub>4</sub> gases used to form the SiN<sub>x</sub>. Highest fixed positive charge at SiN<sub>x</sub> top layer and electron mobility in the WSe<sub>2</sub> channel achieved is this device are  $1.75 \times 10^{12}$  cm<sup>-2</sup> and 70 cm<sup>2</sup>/V.s respectively.

In addition t o t hose de vices de scribed a bove, MoS<sub>2</sub>/WSe<sub>2</sub> [89-90] a nd SnS<sub>2</sub>/WSe<sub>2</sub> [91] heterojunction transistors have been demonstrated recently by Prof. Palacios's group in MIT. The same group demonstrated high performance WSe<sub>2</sub> CMOS devices in 2015 [92]. In 2015 Li et al. [93] proposed a WSe<sub>2</sub>/SnSe<sub>2</sub> heterojunction Thin-TFET structure which displayed a remarkable 14 mV/dec subthresold swing and 300 μA/μm on current.

## 2.3.1 Deposition


Deposition of M onolayer WS  $e_2$  can be done on a  $SiO_2/Si$ , G raphene or B N substrate by 'Mechanical E xfoliation' of bulk T MDC crystal or Chemical V apor D eposition (CVD) process. Over the year several methods have been introduced in the literature to deposit the height quality monolayer  $WSe_2$  in an easily controllable and scalable manner.

In 2012 Fang et al. [26] applied 'Mechanical Exfoliation' method to deposit monolayer  $WSe_2$  from bulk  $WSe_2$  crystals on a 270 nm thick  $SiO_2/Si$  substrate. Atomic F orce M icroscope (AFM) measurements revealed the thickness of the monolayer to be around 0.7 nm, which agrees with the crystallographic data of  $WSe_2$ . The growth process is described below-

- 1. Using mechanical ex foliation v ia scotch t ape WSe<sub>2</sub> layers are t ransferred onto a Si/SiO<sub>2</sub> substrate.
- 2. Transferred WSe<sub>2</sub> is submerged in acetone for 1 hour to remove the tape residues.
- 3. Source/drain metal contacts is deposited by lithography and metallization of Pd/Au of length 20-30 nm.
- 4. Gate electrodes is then patterned by E-beam Lithography using PMMA positive resist and keeping 300 500 nm underlap near the source/drain contacts.
- 5. As the top g ate di electric, 17.5 nm thick Z rO<sub>2</sub> is de posited a t 120 °C us ing ALD process.
- 6. Pd top gate is deposited using metallization.
- 7. Device is exposed to a NO<sub>2</sub> to p-dope the underlapped S/D regions for better contact resistances. Channel remains almost intrinsic but can be p-doped by exposing it to NO<sub>2</sub> environment before the ZrO<sub>2</sub>/Pd is placed.

In 2013 Huang et al. [94] demonstrated synthesis of large-area and highly crystalline W Se<sub>2</sub> monolayers for device application using gas phase selenization of W O<sub>3</sub> in a hot-wall C VD chamber. The process of WSe<sub>2</sub> synthesis (as shown in Figure 2.1) is described below-

- 1. WO<sub>3</sub> powder is placed in hot-wall CVD furnace.
- 2. Sapphire substrate is placed inside the deposition chamber in the direction of the flow.
- 3. Furnace is heated up to 950°C.
- 4. Selenium (Se) and Ar/H<sub>2</sub> gas mixture is passed through the hot CVD furnace over the sapphire substrates. H<sub>2</sub> plays an important role in activating the Selenization process.
- 5. Near the furnace where temperature is around 850°C, triangular WSe<sub>2</sub> flakes with lateral domain dimension from 10 μm and to 50 μm is deposited on the Sapphire substrates. These large flakes are mostly monolayer, with o ccasional presence of bilayer WSe<sub>2</sub> as well.
- 6. On the Sapphire substrates slightly distant from the furnace have temperatures around  $750^{\circ}$ C. On these substrates, monolayer WSe<sub>2</sub> film with relatively small domain size (lateral dimension < 5  $\mu$ m) is grown. The thicknesses of these films are 0.73 nm, which is in agreement with the thickness of mechanically exfoliated monolayer WSe<sub>2</sub>.



**Figure 2.1:** Synthetic large scale growth of monolayer WSe<sub>2</sub>. (a) CVD growth of WSe<sub>2</sub> in the process of Selenization of WSe<sub>2</sub> powers in a hot-wall CVD furnace. (b) Monolayer WSe<sub>2</sub> flakes on Sapphire substrate at 850°C (optical microscope image). (c) Monolayer WSe<sub>2</sub> films on Sapphire substrate at 750°C (optical microscope image). (d) AFM i mage of monolayer WSe<sub>2</sub> on a Sapphire substrate grown at 850°C. (Image courtesy Huang et al. [94])

In 2014 Eichfeld et al. [95] demonstrated a scalable synthesis method of large-area, mono and few-layer WSe<sub>2</sub> using Metal Organic Chemical Vapor Deposition (MOCVD). This method allows better control of the vapor-phase chemistry unlike the WO<sub>3</sub> powder vaporization CVD technique described earlier. In addition, a wide range of substrates including Epitaxial and CVD Graphene, Sapphire, and Boron Nitride are acceptable in this method. This work also studied the impact of temperature, pressure, Se:W ratio, and substrate on the atomic structure and properties of the deposited WSe<sub>2</sub>. The growth process is described below-

- 1. The deposition process starts with the placement of Tungsten Hexacarbonyl (W(CO)<sub>6</sub>) and Dimethylselenium ((CH3)<sub>2</sub>Se) precursors in a v ertical cold wall reactor with an induction heated susceptor.
- 2. The precursors are transported into reactor using a bubbler manifold which allows independent control over each precursor concentration.
- 3. H<sub>2</sub>/N<sub>2</sub> mixtures are used as carrier gas.
- 4. The sample precursors are heated to 500°C and kept at this temperature for 15 min to remove any water vapor. The temperature was increased at a rate of 80°C/min.
- 5. The temperature of the precursors is then raised to growth temperature ranging from 600° to 900°C and then they are introduced to the reaction chamber.
- 6. Monolayer WSe2 is allowed to grow on the substrate at a pressure of 100 to 700 Torr for 30 minutes.
- 7. Se and W concentrations are varied by the flow rate of carrier gas and the pressures of the bubblers. Bubblers temperature was kept constant at 23°C.
- 8. Upon completion of the growth the samples are cooled down to ambient temperature.

In 2015 Wang et al. [96] presented a scheme to create 2D van der Waals heterostructures by pick-up a nd t ransfer m ethod us ing pr epatterned he xagonal Boron N itride (hBN) m ask capable of creating complex heterostructure. Material grown in this method does not require thermal a nnealing, w hich a llows u se o f ma terials w ith lo w me lting poi nt. T hrough independent gating of the contact region by ionic liquid, this work demonstrated highest Hall mobility of 330 cm<sup>2</sup>/V.s to date in a few-layer WSe<sub>2</sub> device.

In 2014 Lin et a l. [97] r eported the s ynthetic growth of crystalline m onolayer W Se<sub>2</sub> on Epitaxial Graphene. C haracterization of the grown m aterial r evealed h igh-quality W Se<sub>2</sub> monolayers and atomically sharp WSe<sub>2</sub>-Grahene interface. Transport measurements along the growth direction a lso proved the existence of interlayer gap induced barrier at the W Se<sub>2</sub>-graphene interface in addition to the expected conduction band offset. The work concluded that, the structural, chemical, and optical properties of W Se<sub>2</sub> grown on Epitaxial Graphene are as good, if not better than the mechanically exfoliated WSe<sub>2</sub> films.

#### 2.3.2 Choice of Top Gate Oxide

Direct deposition of various High-κ materials like Hexagonal BN, Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> and ZrO<sub>2</sub> are possible on TMDCs using ALD [26, 39, 44, 45-46, 88].

#### 2.3.3 Choice of S/D Metal

Choice of S/D metal is a critical for TMDCs. It is found to be extremely difficult to form ohomic metal contact with monolayer TMDCs. Although various metal like Pd, Ag, Ni, Au, Ti e tc. c an form S chottky Barrier c ontact with monolayer TMDCs, to ke ep the c ontact resistance low special consideration must be made. For example, WSe<sub>2</sub> channel with Pd S/D gives a low contact r esistance for hole t ransport b ut h igh contact r esistance for electron transport, since it has a high work function [26, 28, 58].

On the other hand Ti or Au S/D allows both electron and hole transport with poor magnitude [26]. This ambipolar transport makes Ti or Au with monolayer TMDCs unusable for digital logic and low power applications. Due to extreme Fermi Level Pining in monolayer TMDCs and metal interfaces, using same metal for both n and p-type transport is not possible. For example, P d w ith WS e2 shows p-transport w hereas M oS2 with P d s hows n-transport dominantly. T o m ake n-transport possible t hrough W Se2, A u s hould be used w ith degenerately doping S/D contacts [46]. The In and Ag based contacts exhibit the smallest contact resistivity and the highest drive current in WSe2 channel [37]. Degenerately doping S/D contacts i mprove the contact resistances by decreasing the SB height and b arrier thickness. p-type doping of W Se2 using metallic (Pt) Nano-particless has also been demonstrated [98].

#### **2.3.4 Doping**

Channel D oping can be done electrostatically by biasing the back gate with a ppropriate voltage. But that usually requires high back gate voltages. A lternatively, for n-doping the channel PECVD can also be used to deposit top oxide (for example  $SiN_x$ ) [44] with positive fixed charge centers which will at tract electrons in the channel. On the other hand, it is possible to heavily p-dope  $WSe_2$  by exposing it to  $NO_2$  at temperature as high as  $150^{\circ}C$  for 4-12 hrs and allowing chemisorptions [45].

Physical a bsorption of e lectron-withdrawing a nd -donating s pecies l ike N  $O_2$  and K respectively can also dope the channel to p-type [26] and n-type [46]. But this kind of surface doping technique is not stable when exposed to ambient air and hence the active regions need to be encapsulated after doping. S/D contact regions (gate underlap regions at both side of the channel) are also needed to dope heavily to achieve low contact resistance [46]. This also can be done by degenerate surface doping.

#### 2.3.5 Characterization and Testing

To characterize the monolayer WSe<sub>2</sub> device and determine different performance parameters various t esting an d m easurements ar e p erformed. All el ectrical measurements a nd characterization on WSe<sub>2</sub> FETs are u sually performed under va cuum c ondition to preserve the s urface dopi ng c oncentrations in t he c hannel. Raman s pectroscopy, Atomic Force Microscopy (AFM), and cross-sectional Transmission Electron Microscopy (TEM) is used to confirm the number of layers in the deposited WSe<sub>2</sub> flakes and the film thickness [95, 99]. In addition to these, to characterize various s tructural, chemical and geometric p roperties of WSe<sub>2</sub> monolayer X-ray Absorption Spectrum (XAS), X-ray Photoelectron Spectrum (XPS), X-ray Diffraction (XRD) is used [45]. Photoluminescence (PL) characterization is performed for compositional and optical analysis [45]. To check the surface topology and growth quality of the W Se<sub>2</sub> optical m icroscopy is used [94]. F or el ectrical m easurement, s emiconductor parameter analyzer is used.


# Chapter 3

# **Quantum Mechanical Electrostatics and Transport Simulation**

In th is c hapter, a Q uantum M echanical e lectrostatics a nd tr ansport s imulation study on monolayer W Se<sub>2</sub> FET has been performed and different performance parameters have been calculted. Firstly, 1 -D S chrodinger-Poisson e quations have been s olved s elf-consistently [100] along the direction perpendicular to the channel to get the gate capacitance-voltage characteristics of the device. Then, ballistic transport characteristics were obtained by Fast Uncoupled Mode Space (FUMS) approach using Non-Equilibrium Green's Function (NEGF) formalism [47-48].

#### 3.1 Device Structure

The de vice structure considered in this work is a downscaled n FET version of the device fabricated by Fang et al. [26]. It has a 0.7 nm thick monolayer WSe<sub>2</sub> channel of length 20 nm deposited on a 5 nm thick layer of SiO<sub>2</sub>. A 3 nm thick layer of ZrO<sub>2</sub> serves as the top oxide of the device (Figure 3.1). The metallic (Au) source/drain length is taken as 10 nm. Above the top oxide a metallic top g ate of P alladium (Pd) is placed. The channel doping density is  $1 \times 10^{25} \, \text{m}^{-3}$ .



**Figure 3.1:** 2D cross section of the monolayer WSe<sub>2</sub> channel FET with channel length of 20 nm and top and bottom oxide thickness of 3 nm and 5 nm respectively.

#### 3.2 Simulator Development

#### 3.2.1 Self-consistent Electrostatic Simulation

To obtain the electrostatics of the device, 1D Schrödinger and Poisson equations are solved self-consistently in the direction perpendicular to the channel (along y-axis). Schrödinger's equation as given by the effective mass approximation,

$$\left(-\frac{\hbar^2}{2m_{ds}^*}\nabla^2 - qV(y)\right)\psi_j(y) = E_j\psi_j(y)$$
 (3.1)

where, q is the charge of electron,  $m_{ds}^*$  is the density of states effective mass and  $E_j$  and  $\psi_j$  are the minimum energy and corresponding wave function of the  $j^{th}$  sub-band respectively.

Poisson's equation is given by,

$$-\nabla. \ (\varepsilon \, \nabla V) = \rho \tag{3.2}$$

where, V is the channel potential,  $\varepsilon$  is the channel dielectric permittivity and  $\rho$  is the channel charge density.

#### 3.2.1.1 Self-Consistent Charge Calculation

In the electrostatics simulator, Schrodinger and Poisson equation are solved self-consistently [100] considering wave function penetration and other quantum effects. Firstly, Schrodinger equation is solved for the equilibrium band structure. Then from the derived energy states and wave functions, inversion carrier concentration in the channel region is calculated from the following expression,

$$n(x, y) = \sum_{j} \int_{E_{j}}^{\infty} D_{j}(E) f_{j}(E) |\psi_{j}(x, y)|^{2} dE$$
 (3.3)

where, j is the number of sub-band,  $D_j(E)$  is 1 D density of states and  $f_j(E)$  is Fermi-Dirac distribution function with respect to Fermi level of the channel region.  $D_j(E)$  and  $f_j(E)$  are respectively given by the well-known equations,

$$D_j(E) = \frac{m_{ds}^*}{\pi \hbar^2} \sum_j \theta(E - E_j)$$
 (3.4)

$$f_j(E) = \frac{1}{1 + e^{\left(\frac{(E - E_F)}{kT}\right)}} \tag{3.5}$$

here,  $\theta(E - E_j)$  is the unit step function. U sing the inversion charge from Equation 3.3, charge density  $\rho(y)$  is calculated as-

$$\rho(y) = q(-n(y) - N_A)$$
 (3.6)

where,  $N_A$  is the p-type doping concentration of the channel region. With the charge density from Equation 3.6, Poisson's equation is solved and the band structure is modified using the newly obtained potential profile. Starting with zero i nitial charge profile, the charge and potential profile of the 1D cross section is updated after each iteration using *mixing coefficient* ( $\alpha = 0.04$ ) until self-consistency is a chieved. The updated value of potential profile is calculated using the following formula,

$$V_{final}^{i} = V_{final}^{i-1} \times \alpha + V_{new}^{i} \times (1-\alpha)$$
(3.7)

where,  $V^{i-l}_{final}$  and  $V^{i}_{new}$  is the potential profile of  $(i-1)^{th}$  and  $i^{th}$  iteration respectively. Once the solution converges, the charge distribution inside the device can be determined.

#### 3.2.1.2 C-V Characterization

For 1D cross section, constant potential distribution along z-direction (along the width of the device) is assumed. Gate capacitance per unit channel area is,

$$C_G = \frac{dQ_{WSe_2}}{dV_G} \tag{3.8}$$

where,  $Q_{WSe_2}$  is the charge deposited inside  $WSe_2$  which is obtained from,

$$Q_{WSe_2} = \int_{V} \rho(y) dy \tag{3.9}$$

C-V characterization is done only for inversion region. The C-V characteristics are found from the rate of change of Q-V curve. The curve tend to saturate to the value of top gate oxide capacitance,

$$C_{ox} = \frac{\varepsilon_0 \varepsilon_r}{t_{tox}} \tag{3.10}$$

here,  $t_{tox}$  is the top gate oxide thickness and  $\varepsilon_0 \varepsilon_r$  is the dielectric permittivity of the channel.

# 3.2.2 Transport Simulation with First Uncoupled Mode Space (FUMS) Based NEGF Approach

The 2D Transport simulator is developed using FUMS [47-48] approach. Here, 2D Poisson equation is solved using initially a pproximated c harge to get the potential energy U(x,y). Then average potential energy along the confinement direction (y-axis) is obtained as,

$$\overline{U(y)} = \frac{1}{L_x} \int_0^{L_x} U(x, y) dx \tag{3.11}$$

where,  $L_x$  is the length of the device. This a verage potential is substituted in to the 1 D Schrödinger equation along the confinement direction-

$$\left[ -\frac{\hbar^2}{2m_y^*} \frac{d^2}{d^2 y} + \overline{U(y)} \right] \overline{\psi}^m(y) = \overline{E}_{sub}^m \overline{\psi}^m(y)$$
 (3.12)

which gives the average subband energy  $(\overline{E_{sub}^m})$  and wave function  $(\overline{\psi^m}(y))$  for m<sup>th</sup> subband. In FU MS [47] approach, the wave function is considered same as  $\overline{\psi^m}(y)$  throughout the transport direction (along x-axis). Whereas the Eigen Energies are approximated using First Order Perturbation Theory [48]-

$$E_{sub}^{m}(x) = \overline{E_{sub}^{m}} + \int_{\gamma} U(x, y) |\overline{\psi^{m}}(y)|^{2} dy - \int_{\gamma} \overline{U(y)} |\overline{\psi^{m}}(y)|^{2} dy$$
 (3.13)

From the  $E_{sub}^m(x)$  1D device Hamiltonian (H) [48] along the transport direction is formed. Now the retarded Green's function can be calculated as-

$$G^{m}(E) = (EI - H - \Sigma_{S}^{m}(E) - \Sigma_{D}^{m}(E))^{-1}$$
(3.14)

where, I is an identity matrix,  $\Sigma_S^m(E)$  and  $\Sigma_D^m(E)$  are the self energy matrices representing interaction of the channel with source and drain contacts. The spectral density matrices at source and drain contacts can be calculated as-

$$A_S^m(E) = G^m(E)\Gamma_S^m(E)G^{m\dagger}(E) \text{ and } A_D^m(E) = G^m(E)\Gamma_D^m(E)G^{m\dagger}(E)$$
 (3.15)

where,  $\Gamma_S^m(E)$  and  $\Gamma_D^m(E)$  are the spectral broadening matrices at source and drain contacts given by-

$$\Gamma_S^m(E) = i \left( \Sigma_S^m(E) - \Sigma_S^{m\dagger}(E) \right) \text{ and } \Gamma_D^m(E) = i \left( \Sigma_D^m(E) - \Sigma_D^{m\dagger}(E) \right)$$
(3.16)

The 2D electron density can now be calculated as-

$$n_{x}^{m} = \frac{1}{2\pi a} 2\left(\frac{2m_{z}^{*}k_{B}T}{\pi\hbar^{2}}\right)^{1/2} \int_{-\infty}^{\infty} \left[\mathfrak{F}_{-1/2}\left(\frac{\mu_{S}-E}{k_{B}T}\right) diag\left(A_{S}^{m}(E)\right)\right] + \mathfrak{F}_{-1/2}\left(\frac{\mu_{D}-E}{k_{B}T}\right) diag\left(A_{D}^{m}(E)\right) dE$$
(3.17)

where,  $m_z^*$  is the transverse effective mass (along z-axis),  $\mu_S$  and  $\mu_D$  are source and drain Fermi levels respectively and a is the size of the unit cell of monolayer W Se<sub>2</sub>. Function  $\mathfrak{F}_{-1/2}$  denotes F ermi-Dirac integral of or der -1/2. 3D electron density is obtained by multiplying  $n_x^m$  with the transverse wave function  $|\overline{\psi}^m(y)|^2$ .

$$n_{3D}^{m}(x,y) = n_x^{m} |\overline{\psi^{m}}(y)|^2$$
 (3.18)

The total electron density is obtained by summing the above equation for all subbands. The ballistic current is calculated as-

$$I = \frac{q}{2\pi\hbar} 2(\frac{2m_z^* k_B T}{\pi\hbar^2})^{1/2} \int_{-\infty}^{\infty} \left[ \mathfrak{F}_{-1/2} \left( \frac{\mu_S - E}{k_B T} \right) - \mathfrak{F}_{-1/2} \left( \frac{\mu_D - E}{k_B T} \right) \right] T(E) dE$$
 (3.20)

where, T(E) is obtained by summing the transmission coefficient  $T^m(E)$  over all subbands.  $T^m(E)$  is given by-

$$T^{m}(E) = trace(\Gamma_{S}^{m}(E)G^{m}(E)\Gamma_{D}^{m}(E)G^{m\dagger}(E))$$
(3.21)

#### 3.2.3 COMSOL Multiphysics

To solve the Schrödinger and Poisson equation PDE solver of COMSOL Multiphysics [75] has been used. Firstly the device geometry was drawn in COMSOL with each segment (drain, source, channel, oxide etc.) of the device defined as separate subdomain. Then the material parameters are included in the 'Subdomain Settings'. The boundary conditions (bias voltage, wave functions) of the device are then added using the 'Boundary Settings'. After that 'Mesh' is in itialized and refined to define the numerical data point that will define the geometry. Finally, the built-in FEM solver in COMSOL is invoked to solve the PDE problem. Once that is complete, the COMSOL file is used to generate separate MATLAB 'm-files' for both Schrödinger and Poisson equations. These files contain all the physics and geometry of the device which can be compiled in MATLAB with COMSOL in coupled mode. The results from COMSOL generated m-files a rethen used to complete the self-consistent loop in MATLAB which calculates the necessary carrier density, band profile to sustain the simulation until convergence occurs.

#### 3.2.3.1 Solving Poisson's Equation

In C OMSOL M ultiphysics, P oisson's e quation i n ge neral c o-efficient fo rm i n t hree dimensions is given by

$$-\nabla. (c \nabla u) = f \tag{3.22}$$

Where, c is the Diffusion Co-efficient, f is the source term and u is the independent variable. Comparing with the original Poisson's equation in Equation 2 we get,

 $c \equiv \varepsilon_0 \varepsilon_r$  is the dielectric permittivity

 $u \equiv V(y)$  is the electrostatic potential

 $f \equiv \rho(y)$  is the charge density

$$\nabla \equiv y \frac{\partial}{\partial y} \tag{3.23}$$

At the external boundaries of the gates *Dirichlet* i.e. fixed voltage boundary condition is used. *Neumann* i.e. continuous electric flux boundary condition is used at all internal boundaries.

#### 3.2.3.1 Solving Schrödinger's Equation

Schrödinger's e quation defined in C OMSOL Multiphysics in general co-efficient form is given by,

$$-\nabla \cdot (c\nabla u) + au = \lambda u \tag{3.24}$$

Comparing with the original Schrödinger's equation in Equation 1 we get,

$$c \equiv \frac{\hbar^2}{2m_{ds}^*} \tag{3.25}$$

 $a \equiv Electrostatic potential, V$ 

 $\lambda \equiv \text{Eigen Energies}, E_i$ 

 $u \equiv \text{Wave function}, \psi_i$ 

For S chrödinger's e quation, a ll bounda ries a re ke pt a s ope n bounda ries t o a llow w ave function penetration.

#### 3.2.4 Material Parameters

To m odel the m onolayer W Se<sub>2</sub> channel F ET, b and s tructure and m aterial p arameters available in the lite rature from first principle D FT s imulations of M onolayer W Se<sub>2</sub> sheets have been used. Same electron effective mass has been considered for both longitudinal and transverse di rection of monolayer W Se<sub>2</sub>. A lso only on e s ubband a nd lowest c onduction valley was taken into consideration.

Figure 3.2(a) and 3.2(b) displays Bulk WSe<sub>2</sub> and monolayer sheet of WSe<sub>2</sub> respectively [101]. The Bulk material has an indirect bandgap of 1.2 eV [102-103] and layers are connected by van der Walls force. On the other hand, the monolayer WSe<sub>2</sub> has significantly higher bandgap of 1.6 eV [102-103]. Although the Se-W atoms are not in one plane as shown in (b), the bird's e ye vi ew of Monolayer WSe<sub>2</sub> shows the signature Graphene-like h exagonal lattice structure of monolayer Transition Metal Dichalcogenides (i.e. MoS<sub>2</sub>, WSe<sub>2</sub>). Table 3.1 summarizes some of the monolayer WSe<sub>2</sub> channel parameters.

Figure 3.3(a) shows the E-k diagram of monolayer to 3-layers of WSe<sub>2</sub> obtained from first principle DFT simulations [101] using ATK. On the other hand, Figure 3.3(b) displays he simulated [101] E-k diagram of bulk WSe<sub>2</sub>. The bulk bandgap shown in the Figure 3.3(b) is 0.9eV, which is slightly underestimated from the bulk bandgap reported abobe. This apparent underestimation of bandgap is an artifact of DFT simulations [104]. The E-k diagrams in Figure 3.3 clearly show the transition of WSe<sub>2</sub> from indirect to direct bandgap material as the number of layer reduces.

**Table 3.1:** Monolayer WSe<sub>2</sub> Parameters Extracted from Literature

Property	Value
Thickness [26]	0.7 nm
Bandgap, E <sub>g</sub> [101]	1.6 eV
Dielectric Permittivity [50]	7.25    5.16 ⊥
Electron Affinity [101]	3.9 eV
m* <sub>e</sub> [101]	$0.33m_0$
m* <sub>h</sub> [101]	$0.45m_0$





Figure 3.2: (a) Bulk WSe<sub>2</sub> and (b) monolayer sheet of WSe<sub>2</sub> [101].




**Figure 3.3:** E-k diagram of (a) few layers of  $WSe_2$  and (b) bulk  $WSe_2$  obtained from the atomistic simulation of  $WSe_2$  [101] using DFT simulation in ATK [52]. It is to be noted that, the bulk bandgap shown here is slightly underestimated than the actual bulk bandgap of 1.2 eV, which is an inherent limitation of DFT simulations.

#### 3.3 Results and Discussions

#### 3.3.1 Simulator Validation

The simulator is validated by comparing results from this simulator to the reported results of Yoon et al [27]. The device simulated by Yoon et al. is a monolayer  $MoS_2$  based transistor with gate length of 15 n m having 2 nm gate under lap at each side of the channel. It has metallic source/drain and top gate. The top oxide is 2.8 nm thick  $HfO_2$  and  $SiO_2$  serves as the bottom oxide. The exact device is simulated with this simulator and the  $1^{st}$  subband energy profile a cross the channel has been compared for  $V_G=0$  and  $V_D=0.5$  V in Figure 3.4. The match is quite convincing at the top of the barrier. Although there is a slight mismatch at the drain end, this will not affect the current output much since it depends mostly on the height of the barrier near source end.



**Figure 3.4:** First subband energy across the channel for the monolayer  $MoS_2$  channel device by Yoon et al. [27] at  $V_G$ =0 and  $V_D$ =0.5 V. Simulator described in this section gives similar results.

#### 3.3.2 Electrostatic and Transport Characteristics

In this section some of the key results from Electrostatics and Transport Simulation described in this chapter will be presented.

#### 3.3.2.1 Effect of Gate Voltage on 1st Subband Energy Profile

Figure 3.5 shows variation of 1<sup>st</sup> subband energy along the channel with different gate bias voltage combinations. In Figure 3.5(a), the drain voltage is kept fixed at 0V and gate bias is varied from -0.2V to 0.8V at 0.2V interval. In Figure 3.5(b), the drain voltage is kept fixed at 0.4V and gate bias is varied from -0.2V to 0.8V at 0.2V interval as well. These figures show that, change in top of the barrier is very rapid at lower gate voltages, indicating presence of low Subthreshold Swing below the threshold voltage.

#### 3.3.2.2 Effect of Drain Voltage on 1st Subband Energy Profile


Figure 3.6 shows variation of 1<sup>st</sup> subband energy along the channel with different drain bias voltage combinations. In Figure 3.6(a), the gate voltage is kept fixed at 0V and drain bias is varied from 0V to 0.4V at 0.1V interval. In Figure 3.6(b), the gate voltage is kept fixed at 0.4V and gate bias is varied from 0V to 0.4V at 0.1V interval as well. These figures show that, variation of drain voltage does not affect the top of the barrier much, indicating presence of strong gate control over the channel and hence low DIBL.

#### 3.3.2.3 Capacitance-Voltage and Current-Voltage Characteristics


Figure 3.7(a) shows the drain current-voltage (I-V) characteristics of the device for different gate voltages. Peak current of 467.2  $\mu$ A/ $\mu$ m is observed at V  $_G$ =V $_D$ =0.8 V . The saturation region of the I-V curve also indicates low DIBL. On the other hand, Figure 3.7(b) shows the gate capacitance-voltage (C-V) characteristics of the device. The curve saturates at about 0.009 F/m², which is significantly lower than the gate oxide capacitance of 0.0369 F/m². This supports the presence of quantum capacitance in the channel in series with the gate oxide capacitance [105].

#### 3.3.2.4 Transfer Characteristics and Transconductance

Figure 3.8(a) s hows the transfer characteristics ( $I_d$ - $V_{gs}$ ) of the device for different drain voltages. Figure 3.8(b) on the other hand displays the tansconductance of the device under different drain voltages. The maximum tansconductance 887.7  $\mu$ S/ $\mu$ m is obtained at drain voltage of 0.8V with a gate voltage of 0.6V.



**Figure 3.5:** First s ubband e nergy pr ofile a cross t he c hannel w ith di fferent gate bi as conditions and fixed drain voltage of (a) 0V and (b) 0.4V.



**Figure 3.6:** First s ubband e nergy pr ofile a cross t he c hannel w ith d ifferent dr ain bi as conditions and fixed gate voltage of (a) 0V and (b) 0.4V.

(b)




Figure 3.7: (a) Drain cu rrent-voltage ch aracteristics at d ifferent gate b iases (b) gate capacitance-voltage characteristics at zero drain voltage.




Figure 3.8: (a) Transfer characteristics (b) transcoductance profile at different drain voltages.

#### 3.3.3 Parameter Extraction

In Figure 3.9 -3.12 different transport performance parameters of the device are extracted.

#### 3.3.3.1 Extraction of Threshold Voltage (V<sub>th</sub>)

From Fi gure 3.9 the threshold voltage of the device is extracted from the x-incept of the extrapolated rising region of the  $I_{ds} - V_{gs}$  curve. The threshold voltage varies with the drain bias voltage. For drain voltage of 0.8V threshold voltage is found to be 0.23V and for drain bias voltage of 0.1V it is 0.28V.

#### 3.3.3.2 Extraction of Drain Induced Barrier Lowering (DIBL)

Drain Induced Barrier Lowering (DIBL) is calculated from  $\log_{10}(I_{ds}) - V_{gs}$  as shown in Figure 3.10. DIBL is estimated as  $\frac{\nabla V_{th}}{\nabla V_{DS}}$  [106], where  $\nabla V_{th}$  is lateral shift of the  $\log_{10}(I_{ds}) - V_{gs}$  curves in the subthreshold regime and  $\Delta V_{DS}$  is the difference in corresponding drain voltages. Following the procedure DIBL is calculated as 14.91 mV/V, which is significantly lower than any conventional FET.

#### 3.3.3.3 Extraction of Subthreshold Slope (SS)

Subthreshold Swing (SS) is calculated from the slope of  $\log_{10}(I_{ds}) - V_{gs}$  curve [107] shown in Figure 3.11. From Figure 3.11 the SS is calculated as 77.72 m V/dec. This value is quite promising and very close to the theoretical limit of 60 mV/dec of such devices. SS can be further improved by using gate oxides with higher dielectric constants.

#### 3.3.3.4 Extraction of On/Off Current Ratio


Figure 3.12 demonstrates that maximum ON/OFF current ratio of  $\sim 10^{10}$  is obtainable form this device with an ON and OFF voltage of 0.8V and -0.6V respectively.

#### **3.3.3.5** Extraction of Effective Mobility ( $\mu_{eff}$ )


Effective m obility of t he d evice can be ex tracted from t he equation [26] below using simulated current and extracted threshold voltage-

$$\mu_{eff} = \frac{\partial I_{DS}}{\partial V_{DS}} \frac{L_{ch}}{C_{ox}(V_{GS} - V_{th} - 0.5V_{DS})}$$
(3.26)


Using Equation 3.26, the effective mobility of the device is found to be 300 cm<sup>2</sup>/V.s.




**Figure 3.9:** Threshold voltage extraction at different drain biases. For drain voltage of 0.8V threshold voltage is found to be 0.23V and for drain bias voltage of 0.1V it is 0.28V.



**Figure 3.10:** Drain Induced B arrier Lowering (DIBL) e xtraction f rom t he  $\log_{10}(I_{ds}) - V_{gs}$  curve at drain voltages of 0.1V and 0.8V.



**Figure 3.11:** Subthreshold Swing (SS) extraction from the  $\log_{10}(l_{ds}) - V_{gs}$  curve at drain voltages of 0.1V and 0.8V.




**Figure 3.12:** Extraction of on-off current r atio at dr ain vol tages of 0.1V and 0.8V. The maximum on-off current ratio obtained is in the order of  $\sim 10^{10}$ .


#### 3.3.4 Transport Properties below Threshold Voltage

Figure 3.13-3.16 di splays t ransport pr operties a t  $V_G$ = 0V, which i s b elow t he t hreshold voltage of the device. In Figure 3.13 the transmission co-efficient for first subband is shown. Figure 3.14(a) a nd 3.14(b) r espectively s hows Local D ensity of S tates (LDOS) a t only source/drain t erminal a nd t hroughout the c hannel. LODS pe ak a t t op of t he ba rrier a nd source/drain energy levels, as expected.


Figure 3.15(a) shows the first subband energy profile and the energy resolved current density is shown in Figure 3.15(b). It is observed that below threshold voltage only energy levels at the top of the barrier contributes to the current. No tunneling current is present from source to drain. Figure 3.16(a) and 3.16(b) respectively shows 2D and 3D electron density in the device. For  $V_G$ = 0V 2D electron density at the middle of the channel is of order  $10^{13}$  m<sup>-2</sup>.




**Figure 3.13:** Transmission co-efficient for the device for gate and drain voltages of 0V and 0.4V respectively.




**Figure 3.14:** (a) LDOS at source and drain end (b) LDOS along the channel for gate and drain voltages of 0V and 0.4V respectively.





**Figure 3.15:** (a) First subband e nergy profile (b) Energy resolved c urrent density of the device for gate and drain voltages of 0V and 0.4V respectively.




**Figure 3.16:** (a) 2-D electron density (b) 3-D electron density across the device for gate and drain voltages of 0V and 0.4V respectively.


#### 3.3.5 Transport Properties above Threshold Voltage


Figure 3.17-3.20 di splays t ransport pr operties a t  $V_G$ = 0.5V, w hich i s be low t he t hreshold voltage of the device. In Figure 3.17 the transmission co-efficient for first subband is shown. Figure 3.18(a) a nd 3.18(b) r espectively s hows Local D ensity of S tates (LDOS) a t only source/drain t erminal a nd t hroughout t he c hannel. LODS pe ak a t t op of t he ba rrier a nd source/drain energy levels, as expected.

Figure 3.19(a) shows the first subband energy profile and the energy resolved current density is shown in Figure 3.19(b). It is observed that below threshold voltage only energy levels at the top of the barrier contributes to the current. No tunneling current is present from source to drain. Figure 3.20(a) and 3.20(b) respectively shows 2D and 3D electron density in the device. For  $V_G$ = 0.5V 2D electron density at the middle of the channel is of order  $10^{15}$  m<sup>-2</sup>.





**Figure 3.17.** Transmission co-efficient for the device for gate and drain voltages of 0.5V and 0.4V respectively.






**Figure 3.18:** (a) LDOS at source and drain end (b) LDOS along the channel for gate and drain voltages of 0.5V and 0.4V respectively.





**Figure 3.19:** (a) First subband e nergy profile (b) Energy resolved current density of the device for gate and drain voltages of 0.5V and 0.4V respectively.



**Figure 3.20:** (a) 2-D electron density (b) 3-D electron density across the device for gate and drain voltages of 0.5V and 0.4V respectively.

#### 3.3.6 Device Performance Parameters

Table 3.2 lists some of the performance parameters obtained from the transport simulation. The p arameters i ndicate that m onolayer W Se<sub>2</sub> FET h as a very high on-off current ratio ( $\sim 10^{10}$ ), which makes it suitable for low power applications. The extracted maximum effective mobility is also quite higher. The threshold voltage is found to be 0.23-0.28V for the proposed structure which can be tuned by changing doping profile and physical dimensions of the device. Also, using HfO<sub>2</sub> or other high-k material as top oxide, it is possible to get SS closer to theoretical lower limit of 60 mV/dec with this structure.

**Table 3.2:** Device Performance Parameters Obtained from Simulation

Property	Value
Threshold Voltage (V)	0.23 (@ V <sub>D</sub> =0.8V)
SS (mV/dec)	77.72 (@ V <sub>D</sub> =0.1V)
Maximum I <sub>on</sub> /I <sub>off</sub>	~10 <sup>10</sup>
Peak Saturation Current (μA/μm)	467.2 (@ V <sub>G</sub> =0.8V)
Maximum g <sub>m</sub> (μS/μm)	887.7 (@ V <sub>D</sub> =0.8V)
DIBL (mV/V)	14.91
Maximum Effective Mobility (cm <sup>2</sup> /V.s)	300

# **Chapter 4**

### **Analytical Modeling of Drain Current**

In this section, a compact analytical drain current model will be developed. The main target is to formulate a single drain current Equation for all regions of operation i.e. depletion and inversion regions. In order to get consistent and accurate representation of terminal currents and c harges in all regions of operations surface potential based MOSFET models shows better r esults t han o ther al ternatives like T hreshold V oltage Based M odels [108]. S urface potential b ased mo dels are mo st s uitable for s imulating c ircuits w ith l ow pow er s upply voltages and also allow physical modeling of the subthreshold region, which the thresholdvoltage-based models can't model accurately. Hence, Surface potential based models are better a lternative to the th reshold v oltage based m odels [109]. In a ddition to c apturing currents in all regions of operation, the surface potential based model developed in this section will be able to capture short channel and non-ideal effects like drain induced barrier lowering, threshold voltage roll off, mobility degradation etc. For modeling terminal current of 2D material based MOSFET surface potential based approach has been used by Cao et al. [38], which provides consistent results with experimental I<sub>d</sub>-V<sub>ds</sub> characteristics. However Cao et al.'s work a ssumes the channel potential to be linear and as a result additional special formulation is needed to capture all the no ideal effects. In this model we intend capture all the non-ideal effect in a single current expression without taking any special formulation into account for every non ideal effects.




**Figure 4.1**: The M OSFET s tructure u nder consideration. It has a 2 D m aterial channel sandwiched between top and bottom ox ides and corresponding top and bottom gates. The channel is p-doped. The source and drain are highly n-doped regions of the same 2D material.

#### 4.1 Differential System Establishment

To represent the physics and operation of the device a differential system must be devised first. Figure 4.1 s hows the n-type 2-D m aterial M OSFET u nder consideration. Since the channel is very thin it is reasonable to a ssume that electrostatic potential  $\varphi(x, y)$  in the channel does not change in the direction along the top and bottom gate [38]. That is it is safe to assume that in the channel potential  $\varphi(x, y) \approx \varphi(x)$ .

To get the differential system we need to apply the gauss's law in the infinitely small closed box shown in Figure 4.2. The box has height  $t_{ch}$  (depth of the 2D channel,  $\sim 0.65$ nm), width W and in finitely small length  $\nabla x$ . From Gauss's Law the relationship between the charge density (Q) inside the enclosed box and the electric field outside the enclosed box  $(\vec{E})$  can be founded as:

$$\oint_{S} \varepsilon \vec{E} \cdot \overrightarrow{ds} = Q \tag{4.1}$$



**Figure 4.2**: To establish the differential system for the 2D MOSFET an infinitesimal box is considered to which Gauss's Law  $(\oint_s \varepsilon \vec{E} \cdot \vec{ds} = Q)$  is applied. The directions of the surface vectors are outward positive.

where,  $\varepsilon$  is the dielectric permittivity of the material at each surface of the encloser. Let us assume the infinity small box with width W, length  $\Delta x$  and depth of  $t_{ch}$  has a charge density of  $\Delta Q$ . So, Equation 4.1 becomes,

$$\oint_{\mathcal{E}} \varepsilon \vec{E} \cdot \vec{ds} = \Delta Q \tag{4.2}$$

The left hand side of equation can be evaluated by considering each of the six sides of the box and the corresponding surface vectors. The positive directions of the surface vectors  $\overrightarrow{ds}$  are outward from each surface.

The left hand side component of Equation 4.2 for surface A of Figure 4.2,

$$-\frac{V_{Gt}' - \varphi(x)}{t_{tox}} \varepsilon_{tox} \Delta x W \tag{4.3}$$

The left hand side component of Equation 4.2 for surface B of Figure 4.2,

$$\frac{\varphi(x) - V'_{Gb}}{t_{hox}} \varepsilon_{box} \Delta x W \tag{4.4}$$

The left hand side component of Equation 4.2 for surface C of Figure 4.2,

$$\frac{d\varphi(x)}{dx}\varepsilon_{ch}t_{ch}W\tag{4.5}$$

The left hand side component of Equation 4.2 for surface D of Figure 4.2,

$$-\frac{d\varphi(x+\Delta x)}{dx}\varepsilon_{ch}t_{ch}W\tag{4.6}$$

Since there are no electric filed component along the z-axis of the box, contribution from surface E and F are zero. From E quation 4.3-4.6,  $\varepsilon_{tox}$  and  $\varepsilon_{box}$  are top and bot tom oxide dielectric permittivities r espectively.  $t_{tox}$  and  $t_{box}$  are top and bot tom oxide thicknesses respectively.  $\varepsilon_{ch}$  is the dielectric permittivity of 2 D material channel.  $V_{Gt}$  and  $V_{Gb}$  are respectively defined as,

$$V'_{Gt} = V_{Gt} - V_{FBt} (4.7)$$

$$V'_{Gb} = V_{Gb} - V_{FBb} (4.8)$$

Here,  $V_{Gt}$  and  $V_{Gb}$  are applied bi as vol tages at t op and bot tom g ates r espectively a nd  $V_{FBt/b}$  are corresponding flat band voltages.  $V_{FBt/b}$  are defined as,

$$V_{FBt} = \phi_{mt} - \phi_{ch} = \phi_{mt} - \left(\chi_{ch} + \frac{E_g}{2q} - \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right)\right) \tag{4.9}$$

$$V_{FBb} = \phi_{mb} - \phi_{ch} = \phi_{mb} - \left(\chi_{ch} + \frac{E_g}{2q} - \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right)\right)$$
 (4.10)

Here,  $\phi_{mt}$  and  $\phi_{mb}$  are top and bottom metal gate work functions respectively and  $\phi_{ch}$  is the 2D c hannel material work function.  $E_g$ ,  $\chi_{ch}$  and  $n_i$  are the b andgap, electron affinity and intrinsic carrier concentration of the channel material respectively.  $N_A$ , k, T and q are acceptor type dopant concentration per unit area, Boltzmann constant, Kelvin temperature and charge of electron respectively.

The right hand side of the Equation 4.2 can be defined as,

$$\Delta Q = q \Delta x W(-N_A - n_{2D}(x)) \tag{4.11}$$

Here, complete ionization of dopant atom is assumed under the desired range of temperature. Also, channel is assumed to be fully depleted.  $n_{2D}(x)$  is the free inversion carrier (electron) concentration. S ince t he M OSFET unde r c onsideration i s n -type, hol e c oncentration i s ignored. Putting values from Equation 4.3-4.6 and 4.11 into Equation 4.2 we get,

$$-\frac{V'_{Gt} - \varphi(x)}{t_{tox}} \varepsilon_{tox} \Delta x W + \frac{\varphi(x) - V'_{Gb}}{t_{tox}} \varepsilon_{box} \Delta x W + \frac{d\varphi(x)}{dx} \varepsilon_{ch} t_{ch} W - \frac{d\varphi(x + \Delta x)}{dx} \varepsilon_{ch} t_{ch} W$$

$$= q \Delta x W (-N_A - n_{2D}(x)) \tag{4.12}$$

$$-\frac{V'_{Gt} - \varphi(x)}{t_{tox}} \varepsilon_{tox} \Delta x + \frac{\varphi(x) - V'_{Gb}}{t_{tox}} \varepsilon_{box} \Delta x + \frac{d\varphi(x)}{dx} \varepsilon_{ch} t_{ch} - \frac{d\varphi(x + \Delta x)}{dx} \varepsilon_{ch} t_{ch}$$

$$= q \Delta x (-N_A - n_{2D}(x)) \tag{4.13}$$

$$-\frac{V'_{Gt}}{t_{tox}}\varepsilon_{tox}\Delta x + \frac{\varphi(x)}{t_{tox}}\varepsilon_{tox}\Delta x + \frac{\varphi(x)}{t_{tox}}\varepsilon_{box}\Delta x - \frac{V'_{Gb}}{t_{tox}}\varepsilon_{box}\Delta x - \varepsilon_{ch}t_{ch}\left(\frac{d\varphi(x+\Delta x)}{dx} - \frac{d\varphi(x)}{dx}\right)$$

$$= -q\Delta x(N_A + n_{2D}(x)) \tag{4.14}$$

Since the box is infinitely small we can consider  $\Delta x \to 0$ . So, Equation 4.14 becomes,

$$-\left(\frac{v_{Gt}'}{t_{tox}}\varepsilon_{tox} + \frac{v_{Gb}'}{t_{tox}}\varepsilon_{box}\right) + \varphi(x)\left(\frac{\varepsilon_{tox}}{t_{tox}} + \frac{\varepsilon_{box}}{t_{tox}}\right) - \varepsilon_{ch}t_{ch}\frac{d^2\varphi(x)}{d^2x} = -q(N_A + n_{2D}(x))$$
(4.15)

$$-\left(\frac{\varepsilon_{tox}}{t_{tox}\varepsilon_{ch}t_{ch}}V'_{Gt} + \frac{\varepsilon_{box}}{t_{tox}\varepsilon_{ch}t_{ch}}V'_{Gb}\right) + \varphi(x)\left(\frac{\varepsilon_{tox}}{t_{tox}\varepsilon_{ch}t_{ch}} + \frac{\varepsilon_{box}}{t_{tox}\varepsilon_{ch}t_{ch}}\right) - \frac{d^{2}\varphi(x)}{d^{2}x}$$

$$= -\frac{q}{\varepsilon_{ch}t_{ch}}(N_{A} + n_{2D}(x)) \tag{4.16}$$

$$\frac{d^{2}\varphi(x)}{d^{2}x} - \varphi(x) \left( \frac{\varepsilon_{tox}}{t_{tox}\varepsilon_{ch}t_{ch}} + \frac{\varepsilon_{box}}{t_{tox}\varepsilon_{ch}t_{ch}} \right) + \left( \frac{\varepsilon_{tox}}{t_{tox}\varepsilon_{ch}t_{ch}} V'_{Gt} + \frac{\varepsilon_{box}}{t_{tox}\varepsilon_{ch}t_{ch}} V'_{Gb} \right) = \frac{q}{\varepsilon_{ch}t_{ch}} (N_{A} + n2D(x))$$

$$(4.17)$$

$$\frac{d^2\varphi(x)}{d^2x} - K\varphi(x) + G = \frac{q}{\varepsilon_{ch}t_{ch}}(N_A + n_{2D}(x))$$
(4.18)

Where,

$$G = \frac{\varepsilon_{tox}}{t_{tox}\varepsilon_{ch}t_{ch}}V'_{Gt} + \frac{\varepsilon_{box}}{t_{tox}\varepsilon_{ch}t_{ch}}V'_{Gb}$$
(4.19)

$$K = \frac{\varepsilon_{tox}}{t_{tox}\varepsilon_{ch}t_{ch}} + \frac{\varepsilon_{box}}{t_{box}\varepsilon_{ch}t_{ch}}$$
(4.20)

$$\frac{d^2\varphi(x)}{d^2x} - K\varphi(x) + G = \frac{q}{\varepsilon_{ch}t_{ch}}N_A + \frac{q}{\varepsilon_{ch}t_{ch}}n_{2D}(x)$$
 (4.21)

Where,

$$n_{2D}(x) = N_{dos}e^{-\frac{E_C(x) - E_F(x)}{kT}} = N_{dos}e^{\frac{q}{kT}(\varphi(x) - V(x))}$$
(4.22)

 $E_c(x) = -q\varphi(x)$  is the c onduction band profile and  $E_F(x) = -qV(x)$  is the quasi F ermi level of the channel.  $N_{dos}$  is the effective density state of the channel material. Differentiating Equation 4.21 with respect to x,

$$\frac{d^3\varphi(x)}{d^3x} - K\frac{d\varphi(x)}{dx} = \frac{q}{\varepsilon_{ch}t_{ch}}\frac{dn_{2D}(x)}{dx}$$
 (4.23)

$$\frac{d^3\varphi(x)}{d^3x} - K\frac{d\varphi(x)}{dx} = \frac{q}{\varepsilon_{ch}t_{ch}}\frac{d(N_{dos}e^{\frac{q}{kT}(\varphi(x) - V(x))})}{dx}$$
(4.24)

$$\frac{d^3\varphi(x)}{d^3x} - K\frac{d\varphi(x)}{dx} = \frac{q}{\varepsilon_{ch}t_{ch}}N_{dos}e^{\frac{q}{kT}(\varphi(x)-V(x))}\left[\frac{q}{kT}\frac{d\varphi(x)}{dx} - \frac{q}{kT}\frac{dV(x)}{dx}\right] \tag{4.25}$$

Substituting value of  $\frac{q}{\varepsilon_{ch}t_{ch}}n_{2D}(x)$  from Equation 4.21 into Equation 4.25,

$$\frac{d^3\varphi(x)}{d^3x} - K\frac{d\varphi(x)}{dx} = \left[\frac{d^2\varphi(x)}{d^2x} - K\varphi(x) + G - \frac{q}{\varepsilon_{ch}t_{ch}}N_A\right] \left[\frac{q}{kT}\frac{d\varphi(x)}{dx} - \frac{q}{kT}\frac{dV(x)}{dx}\right] \quad (4.26)$$

The differential E quation 4.26 c annot be solved for a closed form analytical solution. To simplify the Equation, invoking gradual channel approximation we get  $\frac{dV(x)}{dx} \approx 0$  [110]. This assumption is particularly valid for long channel 2D MOSFETs where lateral electric field (from drain to source) is weaker compared to the vertical electric filed from top to bottom gate. Equation 4.26 simplifies as,

$$\frac{d^3\varphi(x)}{d^3x} - K\frac{d\varphi(x)}{dx} = \left[\frac{d^2\varphi(x)}{d^2x} - K\varphi(x) + G - \frac{q}{\varepsilon_{ch}t_{ch}}N_A\right] \left[\frac{q}{kT}\frac{d\varphi(x)}{dx}\right] \tag{4.27}$$

Let us further simplify the Equation 4.27 by ignoring higher order variations of  $\varphi(x)$  with x. As long as the channel is long and drain voltage is low, this assumption is also valid.

$$-K\frac{d\varphi(x)}{dx} = \left[\frac{d^2\varphi(x)}{d^2x} - K\varphi(x) + G - \frac{q}{\varepsilon_{ch}t_{ch}}N_A\right] \left[\frac{q}{kT}\frac{d\varphi(x)}{dx}\right]$$
(4.28)

$$\frac{q}{kT}\frac{d\varphi(x)}{dx}\left[\frac{d^2\varphi(x)}{d^2x} - K\varphi(x) + G - \frac{q}{\varepsilon_{ch}t_{ch}}N_A + K\frac{kT}{q}\right] = 0$$
 (4.29)

$$\frac{d\varphi(x)}{dx} \left[ \frac{d^2 \varphi(x)}{d^2 x} - K \varphi(x) + G - \frac{q}{\varepsilon_{ch} t_{ch}} N_A + K \frac{kT}{q} \right] = 0$$
 (4.30)

We get two solutions from Equation 4.30. First one,

$$\frac{d\varphi(x)}{dx} = 0 \tag{4.31}$$

$$\varphi(x) = constant \tag{4.32}$$

which is a solution for the special case when drain voltage  $(V_D)$  and source voltage  $(V_S)$  are both zero. A more general solution of Equation 4.30 can be found from the second part-

$$\frac{d^2\varphi(x)}{d^2x} - K\varphi(x) + G - \frac{q}{\varepsilon_{ch}t_{ch}}N_A + K\frac{kT}{q} = 0$$
(4.33)

Let us take,

$$A = \frac{kT}{q}K + G - \frac{q}{\varepsilon_{ch}t_{ch}}N_A \tag{4.34}$$

$$\frac{d^2\varphi(x)}{d^2x} - K\varphi(x) + A = 0 {(4.35)}$$

$$\frac{d^2\varphi(x)}{d^2x} - K\varphi(x) = -A \tag{4.36}$$

Equation 4.36 is a lin ear differential Equation with constant co-efficient. A closed form solution of this differential Equation is possible. Let's assume the differential operators,

$$\frac{d}{dx} \equiv D \text{ and } \frac{d^2}{d^2x} \equiv D^2 \tag{4.36}$$

Equation 4.36 becomes,

$$(D^2 - K)\varphi(x) = -A \tag{4.37}$$

Now writing the auxiliary Equation of Equation 4.37 we get,

$$D^2 - K = 0 (4.38)$$

$$\therefore D = \pm \sqrt{K} \tag{4.39}$$

So, the complementary function of Equation 4.37,

$$CF = C_1 e^{\sqrt{K}x} + C_2 e^{-\sqrt{K}x} \tag{4.40}$$

Here,  $C_1$  and  $C_2$  are constants which can be determined by using the boundary conditions of the MOSFET. We can get the particular integral of Equation 4.37 as,

$$PI = \frac{-A}{D^2 - K} \tag{4.41}$$

$$=\frac{-A.e^{0.X}}{D^2-K} \tag{4.42}$$

$$=\frac{-A.e^{0.X}}{(0)^2-K}\tag{4.43}$$

$$\therefore PI = \frac{A}{K} \tag{4.44}$$

The complete solution of the Equation 4.37 is,

$$\varphi(x) = CF + PI \tag{4.45}$$

$$\varphi(x) = C_1 e^{\sqrt{K}x} + C_2 e^{-\sqrt{K}x} + \frac{A}{K}$$
(4.46)

#### 4.2 Evaluating the Constants $C_1$ and $C_2$

For source and drain region,  $n_{2d} = N_{D(source)} = N_{D(drain)} = N_{sd}$ , where  $N_{sd}$  is the n-type source and drain doping concentration per unit area. For source at x = 0,

$$n_{2D}(0) = N_{sd} = N_{dos} e^{\frac{q}{kT}(\varphi(0) - V(0))}$$
 (4.47)

Where,

$$\varphi(0) = V(0) + \frac{kT}{q} \ln \left( \frac{N_{sd}}{N_{dos}} \right)$$
 (4.48)

$$V(0) = V_S + V_{bi} (4.49)$$

Here,  $V_{bi}$  is the built in potential at the source(or drain)-channel interface given by,

$$V_{bi} = \frac{kT}{q} \ln(\frac{N_{sd}N_A}{n_i^2}) \tag{4.50}$$

$$\therefore \varphi(0) = V_S + V_{bi} + \frac{kT}{q} \ln \left( \frac{N_{sd}}{N_{dos}} \right) \tag{4.51}$$

For drain at  $x = L_{ch}$  similar to source we get,

$$n_{2D}(L_{ch}) = N_{sd} = N_{dos}e^{\frac{q}{kT}(\varphi(0L_{ch}) - V(L_{ch}))}$$
 (4.52)

$$\varphi(L_{ch}) = V(L_{ch}) + \frac{kT}{q} \ln\left(\frac{N_{sd}}{N_{dos}}\right)$$
 (4.53)

$$V(L_{ch}) = V_D + V_{hi} (4.54)$$

$$\therefore \varphi(L_{ch}) = V_D + V_{bi} + \frac{kT}{q} \ln \left( \frac{N_{sd}}{N_{dos}} \right)$$
 (4.55)

At x = 0 Equation 4.46 becomes,

$$\varphi(0) = C_1 + C_2 + \frac{A}{\kappa} \tag{4.56}$$

At  $x = L_{ch}$  Equation 4.46 becomes,

$$\varphi(L_{ch}) = C_1 e^{\sqrt{K}L_{ch}} + C_2 e^{-\sqrt{K}L_{ch}} + \frac{A}{K}$$
(4.57)

Rearranging Equation 4.56 and 4.57 we get,

$$C_1 + C_2 = \varphi(0) - \frac{A}{\kappa} \tag{4.58}$$

$$C_1 e^{\sqrt{K}L_{ch}} + C_2 e^{-\sqrt{K}L_{ch}} = \varphi(L_{ch}) - \frac{A}{K}$$
 (4.59)

Multiplying Equation 4.58 by  $e^{-\sqrt{K}L_{ch}}$  and subtracting Equation 4.59 we get,

$$C_1 = \frac{\left(\varphi(0) - \frac{A}{K}\right) e^{-\sqrt{K}L_{ch}} - \left(\varphi(L_{ch}) - \frac{A}{K}\right)}{e^{-\sqrt{K}L_{ch}} - e^{\sqrt{K}L_{ch}}} \tag{4.60}$$

Multiplying Equation 4.58 by  $e^{\sqrt{K}L_{ch}}$  subtracting Equation 4.59 we get,

$$C_2 = \frac{\left(\varphi(0) - \frac{A}{K}\right)e^{\sqrt{K}L_{ch}} - \left(\varphi(L_{ch}) - \frac{A}{K}\right)}{e^{\sqrt{K}L_{ch}} - e^{-\sqrt{K}L_{ch}}} \tag{4.61}$$

Substituting the values of  $C_1$  and  $C_2$  into Equation 4.46 we get the complete solution of  $\varphi(x)$ ,

$$\varphi(x) = \left[ \frac{\left( \varphi(0) - \frac{A}{K} \right) e^{-\sqrt{K}L_{ch}} - \left( \varphi(L_{ch}) - \frac{A}{K} \right)}{e^{-\sqrt{K}L_{ch}} - e^{\sqrt{K}L_{ch}}} \right] e^{\sqrt{K}x} + \left[ \frac{\left( \varphi(0) - \frac{A}{K} \right) e^{\sqrt{K}L_{ch}} - \left( \varphi(L_{ch}) - \frac{A}{K} \right)}{e^{\sqrt{K}L_{ch}} - e^{-\sqrt{K}L_{ch}}} \right] e^{-\sqrt{K}x} + \frac{A}{K}$$

$$(4.62)$$

Here,  $\frac{A}{K}$  can be evaluated from Equations 4.20 and 4.34 as,

$$\frac{A}{K} = \frac{\frac{kT}{q} \left( \frac{\varepsilon_{tox}}{t_{tox} \varepsilon_{ch} t_{ch}} + \frac{\varepsilon_{box}}{t_{box} \varepsilon_{ch} t_{ch}} \right) + \left( G \frac{\varepsilon_{tox}}{t_{tox} \varepsilon_{ch} t_{ch}} V'_{Gt} + \frac{\varepsilon_{box}}{t_{tox} \varepsilon_{ch} t_{ch}} V'_{Gb} \right) - \frac{q}{\varepsilon_{ch} t_{ch}} N_A}{\frac{\varepsilon_{tox}}{t_{tox} \varepsilon_{ch} t_{ch}} + \frac{\varepsilon_{box}}{t_{box} \varepsilon_{ch} t_{ch}}}$$
(4.63)

# 4.3 Drain Current Modeling

Carrier transport is governed by the drift-diffusion Equation [38, 111] as described by,

$$I_{x}(x) = qW n_{2D}(x) \mu_{n}(x) \frac{dV(x)}{dx}$$
 (4.64)

Here,  $\mu_n(x)$  is the channel electron mobility. For the 2D material MOSFET considered here, current is uniform through drain to source and gate leakage current is ignored. Let's assume uniform drain current as  $I_{DS}$ . So we can write,  $I_x(x) = I_{DS}$  and Equation 3.64 becomes,

$$I_{DS} = qW n_{2D}(x) \mu_n(x) \frac{dV(x)}{dx}$$
 (4.65)


In this stage we need an estimation of V(x) in terms of x to calculate the current. The most simplified approximation can be a liner profile of V(x) as described by the Equation,

$$V(x) = Mx + C (4.66)$$

From Figure 4.3 the constants M and C can be evaluated as,

$$M = \frac{(V_D - V_S)}{L_{ch}} \tag{4.67}$$

$$C = V_S + V_{bi} \tag{4.68}$$



**Figure 4.3:** Approximation of potential V(x) inside the 2D channel.

The value of M is consistent with our previous gradual channel approximation. With longer  $L_{ch}$  and lower  $V_D$ , M gets smaller and dependence of V(x) on x diminishes to give  $\frac{dV(x)}{dx} \approx 0$ . However, in the value of M and C from Equations 4.67 and 4.68, gate voltage dependence of quasi Fermi level is missing. To incorporate the effect of gate voltage an empirical fitting function  $F(V_G)$  can be considered with C. So, the final form of C becomes,

$$C = V_S + V_{bi} + F(V_G) (4.69)$$

Now,

$$\frac{dV(x)}{dx} = M \tag{4.70}$$

So, Equation 4.65 becomes,

$$I_{DS} = qW n_{2D}(x) \mu_n(x) M (4.71)$$

Integrating Equation 3.71 with respect to x from x = 0 to  $x = L_{ch}$  we get,

$$\int_{x=0}^{x=L_{ch}} I_{DS} dx = qWM \int_{x=0}^{x=L_{ch}} n_{2D}(x) \mu_n(x) dx$$
 (4.72)

Assuming a filed dependent mobility  $\mu_n$  which does not depend on x we get,

$$\int_{x=0}^{x=L_{ch}} I_{DS} dx = qWM\mu_n \int_{x=0}^{x=L_{ch}} n_{2D}(x) dx$$
 (4.73)

The lateral electric field  $(E_{||})$  dependence of the mobility  $(\mu_n)$  will come from a standard mobility model as used in ATLAS [112]:

$$\mu_{n} = \frac{\mu_{n0}}{\left[1 + \left[\frac{\mu_{n0}E_{||}}{VSATN}\right]^{BETAN}\right]^{\frac{1}{BETAN}}}$$
(4.74)

Here,

$$\mu_{n0}$$
 = Low field mobility

VSATN = Electron saturation velocity in the electric field

$$BETAN = Fitting Parameter$$

$$E_{||}$$
 = Lateral electric field from drain to source =  $\frac{V_D - V_S}{L_{ch}}$ 

Now, substituting  $n_{2D}(x)$  from Equation 4.22 into Equation 4.73 we get,

$$I_{DS} \int_{x=0}^{x=L_{ch}} dx = qWM \mu_n \int_{x=0}^{x=L_{ch}} N_{dos} e^{\frac{q}{kT}(\varphi(x)-V(x))} dx$$
 (4.75)

$$I_{DS}[x]_{x=0}^{x=L_{ch}} = qWM\mu_n N_{dos} \int_{x=0}^{x=L_{ch}} e^{\frac{q}{kT}(\varphi(x)-V(x))} dx$$
 (4.76)

$$I_{DS} = \frac{qWMN_{dos}}{L_{ch}} \mu_n \int_{x=0}^{x=L_{ch}} e^{\frac{q}{kT}(\varphi(x) - V(x))} dx$$
 (4.77)

Substituting values of  $\varphi(x)$ , V(x) and  $\mu_n$  into Equation 4.77 we get the final expression of the drain current in integral from as,

$$I_{DS} = \frac{q_{WMN_{dos}}}{\frac{L_{ch}}{\left[1 + \left[\frac{\mu_{n0}E_{||}}{VSATN}\right]^{BETAN}\right]^{\frac{1}{BETAN}}}} \int_{x=0}^{x=L_{ch}} e^{\frac{q}{kT}\left(C_{1}e^{\sqrt{K}x} + C_{2}e^{-\sqrt{K}x} + \frac{A}{K} - Mx - V_{S} - V_{bi} - F(V_{G})\right)} dx$$
 (4.78)

Drain current per unit channel width,

$$I_{DS} = \frac{q_{MN_{dos}}}{L_{ch}} \frac{\mu_{no}}{\left[1 + \left[\frac{\mu_{no}E_{||}}{VSATN}\right]^{\frac{1}{BETAN}}}\right]^{\frac{x = L_{ch}}{BETAN}}} \int_{x=0}^{x = L_{ch}} e^{\frac{q}{kT}\left(C_{1}e^{\sqrt{K}x} + C_{2}e^{-\sqrt{K}x} + \frac{A}{K} - Mx - V_{S} - V_{bi} - F(V_{G})\right)} dx$$
 (4.79)

The integral in E quation 4.79 do not have a closed form solution and must be evaluated numerically to get the final current. The fitting function  $F(V_G)$ , low field mobility  $(\mu_{n0})$  and *BETAN* can be used as fitting parameters to match the analytical current with experimental or simulated current.

# 4.4 Calculation of Effective Density of States $N_{dos}$


Effective density of states of 2D semiconductors can be represented as [38],


$$N_{dos} = \sum_{i} \frac{g_s g_i m_i^*}{2\pi\hbar^2} \tag{4.80}$$

Here,

 $g_s$ = Spin degeneracy  $g_i$  = Valley degeneracy  $m_i^*$  = Effective mass  $\mathfrak{h}$  = Reduced Plank's constant i = Valley index

From the E-K diagram of WSe<sub>2</sub> shown in Figure 4.4, it is apparent that the energy difference between the lowest valley and the s econd lowest valley is very small (~8 m eV). So, in calculating  $N_{dos}$  we need to consider two lowest conduction band valleys. If the energy difference between two lowest valleys is taken as  $\nabla E_C$ , then Equation 4.80 becomes,





**Figure 4.4:** E-k diagram of WSe<sub>2</sub> obtained from first-principle DFT simulations in Quantum Espresso software [51]. The diagram shows lowest conduction valley at K-point. The nearest low point is somewhere between K and  $\Gamma$  point. The energy difference between those two lowest valleys is approximately 8 meV.

## 4.5 Model Verification

The compact analytical model proposed in this chapter is verified against the self-consistent simulated c urrent from the C hapter 3. To make a valid comparison exactly same sets of device and material parameters are u sed. D rain current, inversion charge density, channel potential are evaluated in MATLAB using Equation 4.79, 4.22 and 4.62 respectively.

### 3.5.1 Device Dimension Used

Table 4.1: Physical Dimension of the Analytical Device

Parameter	Symbol	Value
Channel Thickness	$t_{ch}$	0.65 nm
Channel Length	$L_{ch}$	20 nm
Channel Width	W	10 nm
Channel Doping	$N_A$	2.2 x 10 <sup>16</sup> m <sup>-2</sup>
Source/Drain Doping	$N_{sd}$	3.25 x 10 <sup>17</sup> m <sup>-2</sup>
Top Oxide Thickness	$t_{tox}$	3 nm
Bottom Oxide Thickness	$t_{box}$	5 nm

### 4.5.2 Device Materials Used

Table 4.2: Material Used in the Analytical Device

Device Segment	Material	
Channel	Monolayer p-WSe <sub>2</sub>	
Top and Bottom Gate	Palladium (Pd)	
Top Oxide	$ZrO_2$	
Bottom Oxide	SiO <sub>2</sub>	
Source/Drain	Monolayer n++ WSe <sub>2</sub>	

### 4.5.3 Material Parameters Used

Table 4.3: Material Parameters for the Analytical Device


Parameter	Symbol	Value
Monolayer WSe <sub>2</sub> Electron Effective Mass	$m^*$	$0.33 \times 9.1 \times 10^{-31} \text{ kg}$
Monolayer WSe <sub>2</sub> Dielectric Permittivity	$arepsilon_{ch}$	5.2 x 8.854 x 10 <sup>-12</sup> Fm <sup>-1</sup>
Monolayer WSe <sub>2</sub> Bandgap	$E_g$	1.6 eV
Monolayer WSe <sub>2</sub> Electron Affinity	$\chi_{ch}$	3.9 eV
Pd Work Function	$\Phi_m$	5.1 eV
ZrO <sub>2</sub> Dielectric Permittivity	$\varepsilon_{tox}$	12.5 x 8.854 x 10 <sup>-12</sup> Fm <sup>-1</sup>
SiO <sub>2</sub> Dielectric Permittivity	$\varepsilon_{box}$	3.9 x 8.854 x 10 <sup>-12</sup> Fm <sup>-1</sup>

# 4.5.4 Benchmarking and Fitting Parameters Selection


Figure 4.5 shows the transfer characteristics of the analytical device obtained from Equation 4.79 along with the transfer characteristics from the self-consistent simulation in Chapter 3. To match both characteristics fitting function  $F(V_G)$ , low field mobility ( $\mu_{n0}$ ) and BETAN have been configured as:

Table 4.4: Fitting Parameters for the Compact Analytical Drain Current Model

Parameter	Symbol	Value
Fitting Function	$F(V_G)$	$-0.3867V_{Gt}^{\prime \ 4} + 0.794V_{Gt}^{\prime \ 3} - 0.3803V_{Gt}^{\prime \ 2} - 0.1260V_{Gt}^{\prime} - 0.0034$
Low Field Mobility	$\mu_{n0}$	$40 \times 10^{-4} \text{ m}^2/\text{V.s}$
Fitting Constant BETAN	BETAN	2.5
Electron Saturation Velocity	VSATN	$2.2 \times 10^5 \text{ ms}^{-1}$



**Figure 4.5:** Current from the analytical model is matched with the simulated results by using appropriate fitting parameters.



**Figure 4.6:** Field dependent mobility used to evaluate the analytical current.


### 4.6 Results and Discussions

The results in this section are obtained using a simplified Fitting Function,  $F(V_G) = -\frac{V'_{Gt}}{7.6}$ .


### 4.6.1 Transport Characteristics of the Analytical Device

Figure 4.7 a nd 4.8 di splays t he c hannel pot ential  $\varphi(x)$  under di fferent t op g ate bi as conditions. The bottom gate voltage is kept at zero volts. Figure 4.8 demonstrates the effect of lateral electric field by showing minor change in the channel potential at the drain end despite of same gate voltage.


Figure 4.9 shows the inversion electron density in per unit area of the channel for top gate voltage of 0.8V. Figure 4.10 displays the full output characteristics ( $I_d$ - $V_{ds}$ ) of the device under different top gate voltage. The transfer characteristics ( $I_d$ - $V_{gs}$ ) of the device is shown in Figure 4.11 for different drain bias conditions.




**Figure 4.7:** Channel potential  $\varphi(x)$  under different top gate bias conditions. Bottom gate is fixed at 0V. Drain voltage is fixed at 0.4V. Gate voltage is varied from 0 to 0.8V.



**Figure 4.8:** Channel potential  $\varphi(x)$  under different d rain bi as c onditions. B ottom g ate i s fixed at 0V. Top gate voltage is fixed at 0.8V. Drain voltage is varied from 0 to 2V.



**Figure 4.9:** Channel i nversion car rier (electron) density  $n_{2D}(x)$  under different drain b ias conditions. Top gate voltage is fixed at 0.8V. Drain voltage is varied from 0 to 0.4V.



**Figure 4.10:** Output characteristics ( $I_d$ - $V_{ds}$ ) of the device under different top gate voltage. Bottom gate is fixed at 0V.





Figure 4.11: Transfer c haracteristics ( $I_d$ - $V_{gs}$ ) of t he d evice under different dr ain vol tage. Bottom gate is fixed at 0V.

# 4.6.2 Threshold Voltage Extraction

Threshold voltage is extracted from the  $\sqrt{I_{ds}} - V_{gs}$  curve as shown in Figure 4.12. The x-intercept of the rising portion of the  $\sqrt{I_{ds}} - V_{gs}$  curve indicates the threshold voltage. Figure 4.12, threshold voltages were calculated as 0.3 V, 0.36 V and 0.5 V respectively for 0.1 V, 0.05 V and 0.01 V drain bias. This dependence of threshold voltage on drain bias arises from the effect of lateral electric in the channel due to shorter channel length.



**Figure 4.12:** Threshold v oltage e xtraction f rom the  $\sqrt{I_{ds}} - V_{gs}$  curve for d ifferent d rain voltages. Bottom gate is fixed at 0V.

## 4.6.3 Limitations of the Analytical Model

Since the 2D channel is assumed fully depleted under all bias voltages, this model cannot predict the behavior of the device in the subthreshold region. It overestimates the current at lower gate voltages, which eventually leads to overestimation of Subthreshold Swing (SS) and off-current. Also, on-off current ratio is gets underestimated for the same reason. These limitations can be overcome by estimating depletion region and depletion charge dynamically for each gate bias voltage.

Due to the gradual channel approximation, the effect of lateral electric field is ignored in the estimated channel potential. In the current calculation the effect of lateral electric field is brought back with a linear approximation. This assumption is particularly convenient for lower drain voltages but in higher drain voltage this results in overestimation of DIBL of the device. To solve this problem, effects of lateral electric field must be included in the solution of channel potential. However, this will result in numerical evaluation of the differential system of the device instead of a closed form analytical solution.

# Chapter 5

# **Conclusion**

This chapter summarizes the whole work and proposes some unexplored facts of this work which can be put under extensive research.

# 5.1 Summary

In this work, firstly a numerical simulator has been developed to study the electrostatics and quantum transport of monolayer WSe<sub>2</sub> FET. The simulator uses FUMS-NEGF formalism to calculate the ballistic transport characteristics of the monolayer W Se<sub>2</sub> FET. Whereas, the electrostatics is characterized by solving coupled 1D Schrödinger-Poisson's equations. The developed simulator is fully physically accurate and can be extended to calculate the ultimate performance limit o f WSe<sub>2</sub> FET and s tudy t he ef fects o f d ifferent physical p arameter variation on t he p erformance of t he de vice. Using the s imulator, an u ltimately s caled monolayer WSe<sub>2</sub> FET structure has been proposed and performance parameters of that device have b een ex tracted. The pr oposed s tructure i s a dow nscaled n -FET ve rsion of experimental WSe<sub>2</sub> FET, having 20 nm long monolayer channel, 10 nm long Au S/D contacts, 10 nm thick metallic Pd top gate, and 3 nm thick ZrO<sub>2</sub> and 5 nm thick SiO<sub>2</sub> top and bottom oxides r espectively. Rigorous Q uantum M echanical s imulation of t he p roposed s tructure revealed ON/OFF current ratio of  $10^{10}$ , on current of 467.2  $\mu$ A/ $\mu$ m, effective mobility of 300 cm<sup>2</sup>/V.s, DIBL of 14.91 mV/V and SS of 77.72 m V/dec. In the second part of this work, a compact analytical transport model has been developed in addition to the numerical transport model. The analytical model solves the Poisson's equation for the inversion charge density to get the electrostatic potential in the channel. Current is then calculated by solving the driftdiffusion e quation. The model makes "Gradual Channel Approximation" and "Quadratic Electrostatic Potential A pproximation" to simplify the solution procedure, making it best suited for long channel devices with low drain bias voltages. To keep the model physically accurate f or m onolayer WSe<sub>2</sub> FET, appropriate density of s tates obtained f rom the first principle D FT s imulation ha s be en c onsidered. The outcome of t he m odel h as been benchmarked against the numerical simulation results from the first part of this thesis with the help of few fitting parameters. In a nutshell, this thesis makes a comprehensive analytical and simulation study of monolayer WSe<sub>2</sub> developing physically accurate tools specifically for this purpose. The study confirms excellent ON and OFF state performances of monolayer WSe<sub>2</sub> FET and reveals it's potential for being the ultimate transistor for the next generation high speed low power applications.

# **5.2** Suggestions for Future Work

- π In the numerical simulation, the 2D m aterial channel is considered fully depleted under all gate bias condition. Although this assumption is true for strong inversion region, it introduces error in subthreshold current calculation. In future this limitation can be addressed by using a dynamic depletion width with applied gate voltages.
- To a void c omputational c omplexity, F UMS a pproach i s us ed f or c alculating t he carrier concentration. For very high drain voltage where lateral electric field is very high t his i ntroduces e rrors i n e stimated b and pr ofile. T o a void t his pr oblem, Uncoupled Mode Space (UMS) approach can be utilized where multiple vertical cross section of the channel is considered to estimate the band profile of the channel.
- The developed estimates only ballistic current through the device. To evaluate more accurate t ransport p erformance of the d evice scattering can be introduced u sing Butikker probes inside the channel.
- The compact an alytical model i gnores the third or der variations of the channel potential for s implicity. For a more accurate result, higher or der variations of the potential c anb e considered by solving the g overning differential e quations numerically.
- π The compact analytical model proposes a single model for all regions of operation of a device. Breaking this model into two separate models for subthreshold region and inversion region respectively can lead to more accurate results.
- The quasi Fermi level is a ssumed to be liner in the derived analytical model. For higher drain voltage a ssuming a parabolic quasi F ermi level with r espect to the channel dimension can provide better estimation of charge carriers at those voltages, although the computational complexity will increase greatly.

# **Bibliography**

- 1. G. E. Moore. "Progress in digital integrated electronics." In *Electron Devices Meeting*, vol. 21, pp. 11-13, 1975.
- 2. Available online: http://www.intel.com/content/www/us/en/homepage.html
- 3. ITRS Roadmap 2013, Available online: http://www.itrs2.net/2013-itrs.html
- 4. Available online: https://en.wikipedia.org/wiki/List\_of\_Intel\_CPU\_microarchitectures
- 5. Available o nline: h ttp://www.intel.com/content/dam/www/public/us/en/documents/pdf /foundry/mark-bohr-2014-idf-presentation.pdf
- 6. P. M iró, M. A udiffred, a nd T . H eine. " An a tlas of t wo-dimensional materials." *Chemical Society Reviews*, vol. 43, no. 18, pp. 6537-6554, 2014.
- 7. R. M as-Balleste, C. G. N avarro, J. G. H errero, and F. Zamora. "2D materials: to graphene and beyond." *Nanoscale*, vol. 3, no. 1, pp. 20-30, 2011.
- 8. K. F. Mak, C. Lee, J. Hone, J. Shan, and T. F. Heinz. "Atomically thin MoS<sub>2</sub>: a new direct-gap semiconductor." *Physical Review Letters*, vol. 105, no. 13, p. 136805, 2010.
- 9. V. Podzorov, M. E. Gershenson, C. H. Kloc, R. Zeis, and E. Bucher. "High-mobility field-effect t ransistors b ased on t ransition m et ald ichalcogenides." *Applied P hysics Letters*, vol. 84, no. 17, pp. 3301-3303, 2004.
- 10. V. Podzorov, M. E. Gershenson, C. Kloc, R. Zeis, and E. Bucher. "Ambipolar Field Effect Transistors Based on Transition-Metal Dichalcogenides." In *APS March Meeting Abstracts*, vol. 1, p. 1262, 2004.
- 11. T. Heine. "Transition metal chalcogenides: ultrathin in organic materials with tunable electronic properties." *Accounts of Chemical Research*, vol. 48, no. 1, pp. 65-72, 2014.
- 12. H. Liu, A. T. Neal, Z. Zhu, D. Tomanek, and P. D. Ye. "Phosphorene: a new 2D material with high carrier mobility." *arXiv preprint arXiv: 1401.4133*, 2014.
- 13. H. Liu, A. T. Neal, Z. Zhu, Z. Luo, X. Xu, D. Tománek, and P. D. Ye. "Phosphorene: an unexplored 2D semiconductor with a high hole mobility." *ACS nano*, vol. 8, no. 4, pp. 4033-4041, 2014.
- 14. H. Oughaddou, H. Enriquez, M. R. Tchalala, H. Yildirim, A. J. Mayne, A. Bendounan, G. Dujardin, M. A. Ali, and A. Kara. "Silicene, a promising new 2D material." *Progress in Surface Science*, vol. 90, no. 1, pp. 46-83, 2015.
- 15. M. Y. Han, B. Özyilmaz, Y. Zhang, and P. Kim. "Energy band-gap engineering of graphene nanoribbons." *Physical Review Letters*, vol. 98, no. 20, p. 206805, 2007.
- 16. M. E valdsson, I. V. Z ozoulenko, H. Xu, and T. Heinzel. "Edge-disorder-induced Anderson localization and conduction gap in graphene nanoribbons." *Physical Review B*, vol. 78, no. 16, p. 161407, 2008.
- 17. F. Cervantes-Sodi, G. Csanyi, S. Piscanec, and A. C. Ferrari. "Edge-functionalized and substitutionally doped graphene nanoribbons: Electronic and spin properties." *Physical Review B*, vol. 77, no. 16, p. 165427, 2008.
- 18. E. Rotenberg, A. Bostwick, T. Ohta, J. L. McChesney, T. Seyller, and K. Horn. "Origin of the energy bandgap in epitaxial graphene." *Nature materials*, vol. 7, no. 4, pp. 258 259, 2008.

- 19. S. Y. Zhou, G-H. Gweon, A. V. Fedorov, P. N. First, W. A. De Heer, D-H. Lee, F. Guinea, A H C astro Neto, and A. Lanzara. "Substrate-induced bandgap opening in epitaxial graphene." *Nature materials*, vol. 6, no. 10, pp. 770-775, 2007.
- 20. A. Bostwick, T. Ohta, T. Seyller, K. Horn, and E. Rotenberg. "Quasiparticle dynamics in graphene." *Nature Physics*, vol. 3, no. 1, pp. 36-40, 2006.
- 21. X. Peng, and R. Ahuja. "Symmetry breaking induced bandgap in epitaxial graphene layers on SiC." *Nano Letters*, vol. 8, no. 12, pp. 4464-4468, 2008.
- 22. E. V. Castro, K. S. Novoselov, S. V. Morozov, N. M. R. Peres, JMB L. D. Santos, J. Nilsson, F. G uinea, A. K. G eim, and A. H. C. N eto. "Biased bi layer graphene: semiconductor with a gap tunable by the electric field effect." *Physical Review Letters*, vol. 99, no. 21, p. 216802, 2007.
- 23. P. Gava, M. Lazzeri, A. M. Saitta, and F. Mauri. "Ab initio study of gap opening and screening effects in g ated b ilayer graphene." *Physical R eview B*, vol. 79, no. 16, p. 165431, 2009.
- 24. T. O hta, A. Bostwick, T. S eyller, K. Horn, and E. R otenberg. "Controlling the electronic structure of bilayer graphene." *Science*, vol. 313, no. 5789, pp. 951 -954, 2006.
- 25. Y. Zhang, T.-T. Tang, C. Girit, Z. Hao, M. C. Martin, A. Zettl, M. F. Crommie, Y. R. Shen, and F. W ang. "Direct obs ervation of a widely tunable b andgap in bi layer graphene." *Nature*, vol. 459, no. 7248, pp. 820-823, 2009.
- 26. H. F ang, S. C huang, T. C. Chang, K. T akei, T. T akahashi, a nd A. J avey. "High-performance s ingle l ayered W Se<sub>2</sub> p-FETs w ith chemically d oped contacts." *Nano letters*, vol. 12, no. 7, pp. 3788-3792, 2012.
- 27. Y. Yoon, K. Ganapathi, and S. Salahuddin. "How good can monolayer MoS<sub>2</sub> transistors be?" *Nano letters*, vol. 11, no. 9, pp. 3768-3773, 2011.
- 28. J. Kang, D. Sarkar, W. Liu, D. Jena, and K. Banerjee. "A computational study of metal-contacts t o be yond-graphene 2D s emiconductor materials." I n *IEEE I nternational Electron Devices Meeting (IEDM) 2012*, p. 407-410, 2012.
- 29. B. R adisavljevic, A. R adenovic, J. Brivio, V. Giacometti, and A. K is. "Single-layer MoS<sub>2</sub> transistors." *Nature Nanotechnol.* vol.6, pp. 147–150, 2011.
- 30. W. Cao, J. Kang, D. Sarkar, W. Liu, and K. Banerjee. "Performance evaluation and design considerations of 2D semiconductor based FETs for sub-10 nm VLSI." in Proc. *IEEE International Electron Devices Meeting (IEDM)* 2014, pp. 30.5.1–30.5.4, 2014.
- 31. W. Cao, J. Kang, S. Bertolazzi, A. Kis, and K. Banerjee. "Can 2D-nanocrystals extend the lif etime of floating-gate t ransistor based nonvolatile memory?" IEEE *Trans. Electron Devices*, vol. 61, no. 10, pp. 3456–3464, 2014.
- 32. S. Kim, A. Konar, W.-S. Hwang, J. H. Lee, J. Lee, J. Yang, C. Jung et al. "High-mobility a nd l ow-power t hin-film tr ansistors b ased o n mu ltilayer M oS<sub>2</sub> crystals." *Nature communications*, vol. 3, p. 1011, 2012.
- 33. D. Sarkar, W. Liu, X. Xie, A. C. Anselmo, S. Mitragotri, and K. Banerjee. "MoS<sub>2</sub> field-effect transistor for next-generation label-free biosensors." *ACS Nano*, vol. 8, no. 4, pp. 3992–4003, 2014.

- 34. Q. He, Z. Zeng, Z. Yin, H. Li, S. Wu, X. Huang, and H. Zhang. "Fabrication of Flexible MoS2 Thin-Film Transistor Arrays for Practical Gas-Sensing Applications." *Small*, vol. 8, no. 19, pp. 2994-2999, 2012.
- 35. S. Najmaei, Z. Liu, W. Zhou, X. Zou, G. Shi, S. Lei, B. I. Yakobson, J.-C. Idrobo, P. M. Ajayan, a nd J. Lou. "Vapour phase growth and grain boundary structure of molybdenum disulphide atomic layers." *Nature materials*, vol. 12, no. 8, pp. 754-759, 2013.
- 36. W. Liu, J. Kang, W. Cao, D. Sarkar, Y. Khatami, D. Jena, and K. Banerjee. "High-performance few-layer-MoS<sub>2</sub> field-effect-transistor with record low contact-resistance." In *IEEE International Electron Devices Meeting (IEDM) 2013*, pp. 19-4, 2013.
- 37. W. Liu, J. Kang, D. Sarkar, Y. Khatami, D. Jena, and K. Banerjee. "Role of metal contacts in designinghigh-performance monolayer n-type WSe<sub>2</sub> field effect transistors." *Nano Lett.*, vol. 13, no. 5, pp. 1983–1990, 2013.
- 38. W. Cao, J. Kang, W. Liu, and K. Banerjee. "A compact current-voltage model for 2D semiconductor ba sed field-effect tr ansistors c onsidering in terface tr aps, mo bility degradation, a nd i nefficient dopi ng e ffect." *IEEE T ransactions on E lectron Devices*, vol. 61, no. 12, pp. 4282-4290, 2014.
- 39. K. B anerjee, W. Liu, a nd J. K ang. "High-Performance F ield-Effect-Transistors on Monolayer-WSe<sub>2</sub>." In *The Electrochemical S ociety Meeting A bstracts*, no. 31, pp. 2182-2182, 2013.
- 40. N. M a, and D . J ena. " Charge's cattering and mobility in a tomically the in semiconductors." *Physical Review X*, vol. 4, no. 1, p. 011043, 2014.
- 41. L. Liu, Y. Lu, and J. Guo. "On Monolayer Field-Effect Transistors at the Scaling Limit." *IEEE Transactions on Electron Devices*, vol. 60, no. 12, pp. 4133-4139, 2013.
- 42. V. M ishra, S. S mith, K. G anapathi, a nd S. S alahuddin. "Dependence of intrinsic performance of transition metal dichalcogenide transistors on materials and number of layers at the 5 n m ch annel-length limit." In *IEEE I nternational E lectron D evices Meeting (IEDM) 2013*, pp. 5-6, 2013.
- 43. D. V. Shtansky, T. A. Lobova, V. Yu Fominski, S. A. Kulinich, I. V. Lyasotsky, M. I. Petrzhik, E. A. Levashov, and J. J. Moore. "Structure and tribological properties of WSe x, W Se<sub>x</sub>/TiN, W Se<sub>x</sub>/TiCN and W Se<sub>x</sub>/TiSiN coatings." *Surface and Coatings Technology*, vol. 183, no. 2, pp. 328-336, 2004.
- 44. K. Chen, D. Kiriya, M. Hettick, M. Tosun, T.-J. Ha, S. R. Madhvapathy, S. Desai, A. Sachid, and A. Javey. "Air stable n-doping of W Se<sub>2</sub> by silicon nitride thin films with tunable fixed charge density." *APL Materials*, vol. 2, no. 9, p. 092504, 2014.
- 45. P. Zhao, D. Kiriya, A. Azcatl, C. Zhang, M. Tosun, Y.-S. Liu, M. Hettick et al. "Air stable p-doping of WSe<sub>2</sub> by covalent functionalization." *ACS nano*, vol. 8, no. 10, pp. 10808-10814, 2014.
- 46. M. Tosun, S. Chuang, H. Fang, A. B. Sachid, M. Hettick, Y. Lin, Y. Zeng, and A Javey. "High-gain i nverters ba sed on W Se<sub>2</sub> complementary f ield-effect t ransistors." *ACS nano* 8, no. 5 (2014): 4948-4953.
- 47. Z. Ren, R. Venugopal, S. Goasguen, S. Datta, and M. S. Lundstrom. "nanoMOS 2.5: A two-dimensional s imulator f or qua ntum t ransport i n doubl e-gate M OSFETs." *IEEE Transactions on Electron Devices*, vol. 50, no. 9, pp. 1914-1925, 2003.

- 48. O. K urniawan, P. Bai, and E. Li. "Ballistic c alculation of none quilibrium G reen's function in na noscale d evices using finite element m ethod." *Journal of P hysics D: Applied Physics*, vol. 42, no. 10, p. 105109, 2009.
- 49. S. Datta. Quantum transport: atom to transistor. Cambridge University Press, 2005.
- 50. R. L. Ghosh, and S. Mahapatra. "Monolayer transition metal dichalcogenide channel-based tunnel transistor." *IEEE Journal of the Electron Devices Society*, vol. 1, no. 10, pp. 175-180, 2013.
- 51. Availale online: http://www.quantum-espresso.org/
- 52. Availale online: http://quantumwise.com/products/atk
- 53. G. K resse, and J. Furthmüller. "Efficiency of ab-initio to tal e nergy c alculations f or metals a nd s emiconductors using a pl ane-wave b asis s et." *Computational M aterials Science*, no. 6, no. 1, pp. 15-50, 1996.
- 54. R. G. Parr, and Y ang Weitao. *Density-Functional Theory of A toms and M olecules*. Oxford University Press, 1994.
- 55. W. Kohn, and L. J. Sham. "Self-consistent e quations i ncluding exchange and correlation effects." *Physical Review*, vol. 140, no. 4A, p. A1133, 1965.
- 56. P. E. Blöchl. "Projector augmented-wave method." *Physical Review B*, vol. 50, no. 24, p. 17953, 1994.
- 57. G. Kresse, and D. J. oubert. "From ul trasoft ps eudopotentials to the projector augmented-wave method." *Physical Review B*, vol. 59, no. 3, p. 1758, 1999.
- 58. J. Kang, W. Liu, D. Sarkar, D. Jena, and K. Banerjee. "Computational study of metal contacts to mo nolayer tr ansition-metal di chalcogenide s emiconductors." *Physical Review X*, vol. 4, no. 3, p. 031005, 2014.
- 59. J. P. Perdew, K. Burke, and M. Ernzerhof. "Generalized gradient approximation made simple." *Physical review letters*, vol. 77, no. 18, p. 3865, 1996.
- 60. J. P. Perdew, and A. Zunger. "Self-interaction correction to density-functional approximations for many-electron systems." *Physical R eview B*, vol. 23, no. 10, p. 5048, 1981.
- 61. D. Vo β, P. Krüger, A. Mazur, and J. Pollmann. "Atomic and electronic structure of WSe<sub>2</sub> from ab initio theory: Bulk crystal and thin film systems." *Physical Review B*, vol. 60, no. 20, p. 14311, 1999.
- 62. A. Sengupta, A. Chanana, and S. Mahapatra. "Phonon's cattering limited performance of monolayer MoS<sub>2</sub> and W Se<sub>2</sub> n-MOSFET." *AIP A dvances*, vol. 5, no. 2, p. 027101, 2015.
- 63. X. Su, W. Ju, R. Zhang, C. Guo, J. Zheng, Y. Yong, and X. Li. "Bandgap engineering of MoS<sub>2</sub>/MX<sub>2</sub> (MX<sub>2</sub>= WS<sub>2</sub>, MoSe<sub>2</sub> and WSe<sub>2</sub>) heterobilayers subjected to biaxial strain and normal compressive strain." *RSC Advances*, vol. 6, no. 22, pp. 18319-18325, 2016.
- 64. M. Hosseini, M. Elahi, M. Pourfath, and D. Esseni. "Strain-Induced Modulation of Electron Mobility in Single-Layer Transition Metal Dichalcogenides MX<sub>2</sub> (M= Mo, W; X= S, Se)." *IEEE Transactions on Electron Devices*, vol. 62, no. 10, pp. 3192-3198, 2015.
- 65. J. M. Soler, E. Artacho, J. D. Gale, A. García, J. Junquera, P. Ordejón, and D. Sánchez-Portal. "The S IESTA m ethod for a b i nitio order-N ma terials s imulation." *Journal of Physics: Condensed Matter*, vol. 14, no. 11, p. 2745, 2002.

- 66. S. B. Desai, G. Seol, J. S. Kang, H. Fang, C. Battaglia, R., J. W. Ager, J. Guo, and A. Javey. "Strain-induced indirect to direct bandgap transition in multilayer WSe<sub>2</sub>." *Nano letters*, vol. 14, no. 8, pp. 4592-4597, 2014.
- 67. Y. Wang, R. X. Yang, R. Quhe, H. Zhong, L. Cong, M. Ye, Z. Ni et al. "Does p-type ohmic contact exist in W Se<sub>2</sub>-metal interfaces?." *Nanoscale*, vol. 8, no. 2, pp. 1179-1191, 2016.
- 68. K.-A. N. Duerloo, M. T. Ong, and E. J. Reed. "Piezoelectricity in Monolayers and Bilayers of Inorganic Two-Dimensional Crystals." In *MRS Proceedings*, vol. 1556, pp. mrss13-1556, 2013.
- 69. A. Allain, J. Kang, K. Banerjee, and A. Kis. "Electrical contacts to two-dimensional semiconductors." *Nature Materials*, No. 14, no. 12, pp. 1195-1205, 2015.
- 70. H. Yuan, X. Wang, B. Lian, H. Zhang, X. Fang, B. Shen, G. Xu et al. "Generation and electric control of spin–valley-coupled circular photogalvanic current in WSe<sub>2</sub>." *Nature nanotechnology*, no. 9, no. 10, pp. 851-857, 2014.
- 71. Y. Liang, S. Huang, R. Soklaski, and L. Yang. "Quasiparticle band-edge energy and band of fsets of m onolayer of m olybdenum and t ungsten c halcogenides." *Applied Physics Letters*, no. 103, no. 4, p. 042106, 2013.
- 72. W.-X. Zhou, and K.-Q. Chen. "First-Principles D etermination of Ultralow T hermal Conductivity of monolayer WSe<sub>2</sub>." *Scientific Reports*, vol. 5, 2015.
- 73. X.-W. Jiang, J.-W. Luo, S.-S. Li, and L.-W. Wang. "How good is mono-layer transition-metal dichalcogenide tunnel field-effect transistors in sub-10 nm? An ab initio simulation study." In 2015 IEEE International Electron Devices Meeting (IEDM) 2015, pp. 12-4, 2015.
- 74. X. Dai, W. Li, T. Wang, X. Wang, and C. Zhai. "Bandstructure modulation of two-dimensional W Se2 by e lectric field." *Journal of Applied Physics*, vol. 117, no. 8, p. 084310, 2015.
- 75. Available online: https://www.comsol.com/comsol-multiphysics
- 76. Available online: http://www.mathworks.com/products/matlab/
- 77. J. Chang, L. F. R egister, a nd S. K. Banerjee. "Comparison of ba llistic transport characteristics of monolayer transition metal dichalcogenides (TMDs)  $MX_2$  (M= Mo, W; X = S, Se, Te) n-MOSFETs." In *International C onference on Simulation of Semiconductor Processes and Devices (SISPAD) 2013*, pp. 408-411, 2013.
- 78. H. Ilatikhameneh, G. Klimeck, J. Appenzeller, and R. Rahman. "Scaling theory of electrically dop ed 2D transistors." *IEEE Electron D evice L etters*, vol. 36, no. 7, pp. 726-728, 2015.
- 79. K. Majumdar, C. Hobbs, and P. D. Kirsch. "Benchmarking transition metal dichalcogenide MOSFET in the ultimate physical scaling limit." *IEEE Electron Device Letters*, vol. 35, no. 3, pp. 402-404, 2014.
- 80. A. Kumar, and P. K. Ahluwalia. "Electronic transport and dielectric properties of low-dimensional structures of layered transition metal dichalcogenides." *Journal of Alloys and Compounds*, vol. 587, pp. 459-467, 2014.
- 81. S. D atta. *Electronic t ransport i n m esoscopic s ystems*. C ambridge uni versity p ress, 1997.

- 82. L. Zhang, K. Gong, J. Chen, L. Liu, Y. Zhu, D. Xiao, and H. Guo. "Generation and transport of va lley-polarized c urrent i n t ransition-metal d ichalcogenides." *Physical Review B*, vol. 90, no. 19, p. 195428, 2014.
- 83. J. Taylor, H. Guo, and J. Wang. "Ab initio modeling of quantum transport properties of molecular electronic devices." *Physical Review B*, vol. 63, no. 24, p. 245407, 2001.
- 84. D. Waldron, P. Haney, B. Larade, A. MacDonald, and H. Guo. "Nonlinear spin current and magnetoresistance of molecular tunnel junctions." *Physical review letters*, vol. 96, no. 16, p. 166804, 2006.
- 85. NanoDcal Quantum Tranpsort P ackage, Available onl ine: http://www.nanoacademic.ca.
- 86. D. J iménez. "Drift-diffusion mo del f or s ingle l ayer transition me tal d ichalcogenide field-effect transistors." *Applied Physics Letters*, vol. 101, no. 24, p. 243501, 2012.
- 87. F. Najam, M. L. P. Tan, R. Ismail, and Y. S. Yu. "Two-dimensional (2D) transition metal dichalcogenide semiconductor field-effect transistors: the interface trap density extraction and compact model." *Semiconductor Science and Technology*, vol. 30, no. 7, p. 075010, 2015.
- 88. H. C. P. Movva, A. Rai, S. Kang, K. Kim, B. Fallahazad, T. Taniguchi, K. Watanabe, E. Tutuc, and S. K. Banerjee. "High-Mobility Holes in Dual-Gated WSe<sub>2</sub> Field-Effect Transistors." *ACS nano*, vol. 9, no. 10, pp. 10402-10410, 2015.
- 89. A. Zubair, A. Nourbakhsh, M. Dresselhaus, S. D. Gendt, and T. Palacios. "Negative Differential Transconductance in a MoS<sub>2</sub>/WSe<sub>2</sub> Heterojunction Field Effect Transistor." In *APS March Meeting Abstracts*, vol. 1, p. 2011, 2015.
- 90. A. Nourbakhsh, A. Zubair, M. S. Dresselhaus, and T. Palacios. "Transport Properties of a M oS<sub>2</sub>/WSe<sub>2</sub> Heterojunction T ransistor a nd i ts P otential f or A pplication." *Nano letters*, 2016.
- 91. A. Zubair, A. Nourbakhsh, M. Dresselhaus, and T. Palacios. "Electrical and optical properties of SnS<sub>2</sub>/WSe<sub>2</sub> van der Waals Heterojunction FETs." *Bulletin of the American Physical Society*, 2016.
- 92. L. Yu, A. Zubair, E. J. G. Santos, X. Zhang, Y. Lin, Y. Zhang, and T. Palacios. "High-Performance W Se<sub>2</sub> Complementary M et al O xide S emiconductor T echnology and Integrated Circuits." *Nano letters*, vol. 15, no. 8, pp. 4928-4934, 2015.
- 93. M. O. Li, D. Esseni, J. J. N ahas, D. Jena, and H. G. Xing. "Two-Dimensional Heterojunction Interlayer T unneling F ield E ffect T ransistors (Thin-TFETs)." *IEEE Journal of the Electron Devices Society*, vol. 3, no. 3, pp. 200-207, 2015.
- 94. J.-K. Huang, J. Pu, C.-L. Hsu, M.-H. Chiu, Z.-Y. Juang, Y.-H. Chang, W.-H. Chang, Y. Iwasa, T. Takenobu, and L.-J. Li. "Large-area synthesis of highly crystalline W Se<sub>2</sub> monolayers and device applications." *ACS nano*, vol. 8, no. 1, pp. 923-930, 2013.
- 95. S. M. Eichfeld, L. Hossain, Y.-C. Lin, A. F. Piasecki, B. Kupp, A. G. Birdwell, R. A. Burke et al. "Highly S calable, A tomically T hin W Se<sub>2</sub> Grown v ia M etal–Organic Chemical Vapor Deposition." *ACS nano*, vol. 9, no. 2, pp. 2080-2087, 2015.
- 96. J. I.-J. Wang, Y. Yang, Y.-A. Chen, K. Watanabe, T. Taniguchi, H. O. Churchill, and P. Jarillo-Herrero. "Electronic t ransport of e ncapsulated graphene and WSe<sub>2</sub> devices fabricated by pick-up of prepatterned hBN." *Nano letters*, vol. 15, no. 3, pp. 1898-1903, 2015.

- 97. Y.-C. Lin, C.-Y. S. Chang, R. K. Ghosh, J. Li, H. Zhu, R. Addou, B. Diaconescu et al. "Atomically Thin Heterostructures Based on S ingle-Layer T ungsten D iselenide and Graphene." *Nano letters*, vol. 14, no. 12, pp. 6936-6941, 2014.
- 98. D. Sarkar X. Xie, J. Kang, H. Zhang, W. Liu, J. Navarrete, M. Moskovits, and K. Banerjee. "Functionalization of transition metal dichalcogenides with metallic nanoparticles: Implications for doping and gas-sensing." *Nano Letters*, vol. 15, no. 5, pp. 2852-2862, 2015.
- 99. H. Fang. "Materials Science and Device Physics of 2-Dimensional Semiconductors." 2014.
- 100. F. Stern. "Self-consistent results for n-type Si inversion layers." *Physical Review B*, vol. 5, no. 12, p. 4891, 1972.
- 101. W. Liu, W. Cao, J. Kang and K. Banerjee. "High-Performance Field-Effect-Transistors on Monolayer-WSe<sub>2</sub>", ECS Transaction, vol. 58, no. 7, pp. 281-285, 2013.
- 102. L. C. U padhyayula, J. J. L oferski, A. W old, W. G iriat, and R. K ershaw. "Semiconducting Properties of Single Crystals of n-and p-Type Tungsten Diselenide (WSe<sub>2</sub>)." *Journal of Applied Physics*, vol. 39, no. 10, pp. 4736-4740, 1968.
- 103. G. H. Y ousefi. "O ptical p roperties o f mix ed tr ansition me tal d ichalcogenide crystals." *Materials Letters*, vol. 9, no. 1, pp. 38-40, 1989.
- 104. J. P. P erdew. "Density f unctional t heory and t he band gap problem." *International Journal of Quantum Chemistry*, vol. 28, no. S19, pp. 497-523, 1985.
- 105. K. Natori. "Compact modeling of ballistic nanowire MOSFETs." *IEEE Transactions on Electron Devices*, vol. 55, no. 11, pp. 2877-2885, 2008.
- 106. Available online: http://www.iue.tuwien.ac.at/phd/stockinger/node15.html
- 107. S. M. Sze, and K. Ng. Kwok. *Physics of semiconductor devices*. John Wiley & Sons, 2006.
- 108. S. Imam. "Effect of Quantum Mechanical Correction on D rain Current of Ultra Thin Body SOI MOSFET." PhD diss., East West University, 2012.
- 109. J. R. Brews. "A charge-sheet model of the MOSFET." *Solid-State Electronics*, vol. 21, no. 2, pp. 345-355, 1978.
- 110. D. Jimenez, E. Miranda, and A. Godoy. "Analytic model for the surface potential and drain cu rrent in n egative cap acitance f ield-effect t ransistors.", *I EEE T ransactions on Electron Devices*, vol. 57, no. 10, pp. 2405-2409, 2010.
- 111. D. Neamen. Semiconductor physics and devices. McGraw-Hill, Inc., 2002.
- 112. Available o nline: http://www.silvaco.com/tech\_lib\_TCAD/simulationstandard/2000/feb/a2/a2.html

# **Appendix A**

# **Journal Article Published**

Saeed Uz Zaman Khan and Quazi D. M. Khosru. "Quantum Mechanical Electrostatics and Transport Simulation and Performance Evaluation of Short Channel Monolayer WSe<sub>2</sub> Field Effect Transistor." *ECS Transactions*, vol. 66, no. 14, pp. 11-18, 2015.

### Quantum Mechanical Electrostatics and Transport Simulation and Performance Evaluation of Short Channel Monolayer WSe<sub>2</sub> Field Effect Transistor

Saeed Uz Zaman Khan and Quazi D. M. Khosru

Department of Electrical and Electronic Engineering Bangladesh University of Engineering and Technology, Dhaka-1205, Bangladesh

In this work a numerical electrostatics and transport simulator is developed f or m onolayer W Se<sub>2</sub> channel F ield Effect T ransistor (FET) c onsidering Q uantum M echanical e ffects. F or t he electrostatics s imulation 1-D S chrödinger-Poisson e quations a re solved s elf-consistently i n t he di rection pe rpendicular t o t he channel. W hereas, t he t ransport s imulation e mploys Fast Uncoupled Mode Space (FUMS) approach with Non-Equlibrium Green's Function (NEGF) formalism. The simulator explored 20 nm long monolayer WSe<sub>2</sub> channel FET with top and bottom oxide thickness 3 and 5 nm respectively. This device showed excellent ON-state performance with maximum ON current reaching up to 467.2 A/m and maximum transconductance of 887.7 S/m. On the other hand, the OFF-state and short channel performances also showed promise with 10<sup>10</sup> ON/OFF current ratio, 77.72 m V/dec Subthreshold Slope (SS) and 14.91 m V/V Drain Induced Barrier Lowering (DIBL). The overall performance reveals great potential of this monolayer W Se<sub>2</sub> FET in many low power and high speed applications.

### Introduction

To counter the p erformance d egradation of extremely s caled Field E ffect T ransistors (FETs) due to Short Channel Effects (SCEs), ultrathin body channel material with high band gap is essential (1). In recent years, researchers have been working on Graphene and monolayer T ransition M et al D ichalcogenides like M oS<sub>2</sub>, WS e<sub>2</sub> to f ind t he c hannel material for next generation ultimately scaled transistors. Although, Graphene fulfills the condition of thin body channel and it has excellent carrier mobility, the absence of intrinsic band gap in Graphene sheet made researchers focus on Dichalcogenides like MoS<sub>2</sub>. Despite of showing promise for low power application, MoS<sub>2</sub> based transistors are less suitable for high performance operation since monolayer MoS<sub>2</sub> has a high electron and hole effective masses and low carrier mobilities (2). In search of high mobility monolayer ch annel m aterial, m any o ther t ransition m etal D ichalcogenides ar e b eing explored (3) and as a result of that endeavor monolayer W Se<sub>2</sub> based pF ET has be en fabricated (1). This experimental device with high band gap (1.6 eV) showed higher carrier mobility (250 c m<sup>2</sup>/Vs) than monolayer MoS<sub>2</sub> based d evices. In recent l iterature methods of n-type and p-type doping of monolayer W Se<sub>2</sub> FET have been demonstrated (4-5), which I ed to f abrication of high performance C MOS inverter solely based on monolayer W Se<sub>2</sub> channel (6). Despite of these promising experimental results, rigorous transport and electrostatic study of monolayer W Se<sub>2</sub> based FET is yet to appear in the

literature. In t his w ork, we have performed a Quantum Mechanical electrostatics and transport simulation study on monolayer WSe<sub>2</sub> FET and calculated different performance parameters.

Firstly, 1 -D S chrodinger-Poisson e quations ha ve be en s olved s elf-consistently (7) along t he d irection p erpendicular t o t he ch annel t o g et t he g ate capacitance-voltage characteristics o f t he d evice. T hen, b allistic t ransport ch aracteristics w ere o btained b y Fast Uncoupled Mode Space (FUMS) approach using Non-Equilibrium Green's Function (NEGF) formalism (8-9).

#### **Device Structure**

The device structure considered in this work is a downscaled nFET version of the device fabricated by Fang et al. (1). It has a 0.7 nm thick monolayer W Se<sub>2</sub> channel of length 20 nm deposited on a 5 nm thick layer of SiO<sub>2</sub>. A 3 nm thick layer of ZrO<sub>2</sub> serves as the top oxide of the device (Figure 1). The metallic (Au) source/drain length is taken as 10 nm . Above the top ox ide a metallic top gate of P alladium (Pd) is placed. The channel doping density is  $1 \times 10^{25}$  m<sup>-3</sup>.




Figure 1. 2-D cross section of the monolayer WSe<sub>2</sub> channel FET with channel length of 20 nm and top and bottom oxide thickness of 3 nm and 5 nm respectively.

### **Simulator Development and Validation**

To obtain the electrostatics of the device, 1-D Schrödinger and Poisson equations are solved self-consistently in the direction perpendicular to the channel (along y-axis). The charge density in the oxide region is zero and in the channel region it is given by-

$$\rho(y) = q \sum_{i} \int_{E_i}^{\infty} D(E) f(E) |\psi(y)|^2 dE$$
 [1]

where, q is the charge of electron, D(E) and f(E) are 2-D Density of State and Fermi-Dirac distribution function respectively.  $E_i$  and  $\psi_i$  are Eigen energy and wave function corresponding to i<sup>th</sup> subband. Channel charge and Gate Capacitance are given by-

$$Q_{channel} = \int_{y} \rho(y) dy \text{ and } C_G = \frac{dQ_{Channel}}{dV_G}$$
 [2]

The 2-D Transport simulator is developed using FUMS approach. Here, 2-D Poisson equation is solved using initially approximated charge to get the potential energy U(x,y).

Then average potential energy along the confinement direction (y-axis) is obtained as,

$$\overline{U(y)} = \frac{1}{L_x} \int_0^{L_x} U(x, y) dx$$
 [3]

where,  $L_x$  is the length of the device. This average potential is substituted into the 1-D Schrödinger equation along the confinement direction-

$$\left[ -\frac{\hbar^2}{2m_v^*} \frac{d^2}{d^2 y} + \overline{U(y)} \right] \overline{\psi^m}(y) = \overline{E_{sub}^m} \overline{\psi^m}(y)$$
 [4]

which gives the average subband energy ( $\overline{E_{sub}^m}$ ) and wave function ( $\overline{\psi}^m(y)$ ) for m th subband. In FUMS approach, the wave function is considered same as  $\overline{\psi}^m(y)$  throughout the transport direction (along x-axis). Whereas the Eigen Energies are approximated using First Order Perturbation Theory-

$$E_{sub}^{m}(x) = \overline{E_{sub}^{m}} + \int_{y} U(x, y) |\overline{\psi^{m}}(y)|^{2} dy - \int_{y} \overline{U(y)} |\overline{\psi^{m}}(y)|^{2} dy$$
 [5]

From the  $E^m_{sub}(x)$  1-D device Hamiltonian (H) a long the transport direction is formed. Now the retarded Green's function can be calculated as-

$$G^{m}(E) = (EI - H - \Sigma_{S}^{m}(E) - \Sigma_{D}^{m}(E))^{-1}$$
 [6]

where, I is a n id entity m atrix,  $\Sigma_S^m(E)$  and  $\Sigma_D^m(E)$  are t he s elfen ergy m atrices representing i nteraction of the channel with source and drain contacts. The spectral density matrices at source and drain contacts can be calculated as-

$$A_S^m(E) = G^m(E)\Gamma_S^m(E)G^{m\dagger}(E) \text{ and } A_D^m(E) = G^m(E)\Gamma_D^m(E)G^{m\dagger}(E)$$
 [7]

where,  $\Gamma_S^m(E)$  and  $\Gamma_D^m(E)$  are the spectral b roadening matrices at source and d rain contacts given by-

$$\Gamma_S^m(E) = i \left( \Sigma_S^m(E) - \Sigma_S^{m\dagger}(E) \right) \text{ and } \Gamma_D^m(E) = i \left( \Sigma_D^m(E) - \Sigma_D^{m\dagger}(E) \right)$$
 [8]

The 2-D electron density can now be calculated as-

$$n_{x}^{m} = \frac{1}{2\pi a} 2\left(\frac{2m_{z}^{*}k_{B}T}{\pi\hbar^{2}}\right)^{1/2} \int_{-\infty}^{\infty} \left[\mathfrak{F}_{-1/2}\left(\frac{\mu_{S}-E}{k_{B}T}\right) diag\left(A_{S}^{m}(E)\right)\right] + \mathfrak{F}_{-1/2}\left(\frac{\mu_{D}-E}{k_{B}T}\right) diag\left(A_{D}^{m}(E)\right) dE$$
[9]

where,  $m_z^*$  is the transverse effective mass (along z-axis),  $\mu_S$  and  $\mu_D$  are source and drain Fermi levels respectively and a is the size of the unit cell of monolayer WSe<sub>2</sub>. Function  $\mathfrak{F}_{-1/2}$  denotes Fermi-Dirac integral of order -1/2. 3-D electron density is obtained by multiplying  $n_x^m$  with the transverse wave function  $|\overline{\psi}^m(y)|^2$ .

$$n_{3D}^{m}(x,y) = n_{x}^{m} |\overline{\psi^{m}}(y)|^{2}$$
 [10]

The total electron density is obtained by summing the above equation for all subbands. The ballistic current is calculated as-

$$I = \frac{q}{2\pi\hbar} 2(\frac{2m_z^* k_B T}{\pi\hbar^2})^{1/2} \int_{-\infty}^{\infty} [\mathfrak{F}_{-1/2}(\frac{\mu_S - E}{k_B T}) - \mathfrak{F}_{-1/2}(\frac{\mu_D - E}{k_B T})] T(E) dE$$
 [11]

where T (E) is o brained by s umming the transmission coefficient  $T^m(E)$  over all subbands.  $T^m(E)$  is given by-

$$T^{m}(E) = trace(\Gamma_{S}^{m}(E)G^{m}(E)\Gamma_{D}^{m}(E)G^{m\dagger}(E))$$
 [12]

### **Material Parameters**

To m odel t he m onolayer W Se<sub>2</sub> channel F ET, we u sed b and s tructure and m aterial parameters available in the literature from first principle DFT simulations of Monolayer WSe<sub>2</sub> sheets. We c onsidered s ame e lectron e ffective m ass f or both l ongitudinal and transverse direction of monolayer W Se<sub>2</sub>. We also took only one s ubband and lowest conduction valley into consideration. Table I summarizes some of the monolayer WSe<sub>2</sub> channel parameters.

**TABLE I.** Monolayer WSe<sub>2</sub> Parameters

Property	Value	Property	Value
Thickness (1)	0.7 nm	Electron Affinity (10)	3.9 eV
Bandgap, $E_g(10)$	1.6 eV	$m_{e}^{*}(10)$	$0.33m_{0}$
Dielectric Contant (11)	7.25 <b> </b> 5.16 <sup>⊥</sup>	$m_{h}^{*}(10)$	$0.45m_0$




Figure 2. First subband energy across the channel for the monolayer  $MoS_2$  channel device by Yoon et al. (2) at  $V_G$ =0 and  $V_D$ =0.5 V. Our simulation gives similar results.

### Simulator Validation

The s imulator is validated by c omparing results from our simulator with the reported results of Yoon et al. (2). The device simulated by Yoon et al. is a monolayer  $MoS_2$  based transistor with gate length of 15 nm having 2 nm gate under lap at each side of the channel. It has metallic source/drain and top gate. The top oxide is 2.8 nm thick  $HfO_2$  and  $SiO_2$  serves as the bottom oxide. We simulated the exact device with our simulator and compared the 1<sup>st</sup> subband energy profile across the channel for  $V_G$ =0 and  $V_D$ =0.5 V in figure 2. The match is quite convincing at the top of the barrier. A Ithough there is a

slight mis match at the drain end, this will not a ffect the current output much since it depends mostly on the height of the barrier near source end.

### **Results and Discussion**

Figure 3 s hows variation of 1 st subband e nergy a long the channel with different bi as voltage combination. The figure shows that variation of drain voltage does not affect the top of the barrier much, indicating presence of strong gate control over the channel and hence low DIBL. Figure 4a shows the drain current-voltage (I-V) characteristics of the device for different gate voltages. Peak current of 467.2 A/m is observed at  $V_G = V_D = 0.8$  V. The saturation region of the I-V curve also indicates low DIBL. On the other hand, figure 4b s hows the gate capacitance-voltage (C-V) characteristics of the device. The curve saturates at a bout 0.009 F/m², which is significantly lower than the gate ox ide capacitance of 0.0369 F/m². This supports the presence of quantum capacitance in the channel in series with the gate oxide capacitance.




Figure 3. ( a-c) First s ubband e nergy p rofile a cross t he c hannel w ith di fferent bi as conditions.




Figure 4. (a) D rain current-voltage characteristics at d ifferent gate b iases (b) gate capacitance-voltage characteristics at zero drain voltage.




Figure 5. Extraction of (a) Threshold voltage and (b) DIBL at different drain biases.




Figure 6. Extraction of (a) Subthreshold Slope (SS) and (b) O N/OFF current ratio at different drain biases.

### Parameter Extraction

In f igure 5 a nd 6 di fferent t ransport pe rformance p arameters o f t he de vice a re extracted. From figure 5a the threshold voltage is extracted as 0.23-0.28V. Figure 5b shows a DIBL of 14.91 mV/V, which is significantly lower than any conventional FET. In figure 6a, the Subthreshold Slope (SS) of the device is extracted as 77.72 mV/dec from the  $I_D$ - $V_{GS}$  curve. On the other hand, figure 6b demonstrates that maximum O N/OFF current ratio of  $\sim 10^{10}$  is obtainable form this device with an ON and OFF voltage of 0.8V and -0.6V respectively.




Figure 7. (a) Transmission co-efficient (b) Energy resolved current density (c) LDOS at source and d rain en d (d) LDOS along the channel (e) 2 -D electron density (f) 3 -D electron density across the device for gate and drain voltages of 0V and 0.4V respectively.

### Transport Properties below Threshold Voltage

Figure 7 di splays t ransport pr operties a t  $V_G = 0V$ , w hich i s be low t he t hreshold voltage of the device. In figure 7a the transmission co-efficient for first subband is shown. From the energy resolved current density in figure 7b it is observed that below threshold

voltage only energy levels at the top of the barrier contributes to the current. No tunneling current is present from source to drain. Figure 7c and 7d respectively shows Local Density of S tates (LDOS) at only source/drain terminal and throughout the channel. LODS peak at top of the barrier and source/drain energy levels, as expected. Figure 7e and 7f respectively shows 2-D and 3-D electron density in the device. For  $V_G$ = 0V 2-D electron density at the middle of the channel is of order  $10^{13}$  m<sup>-2</sup>.

### Transport Properties above Threshold Voltage

Figure 8 di splays transport properties at  $V_G$ = 0.5 V. In figure 8a the transmission coefficient for first subband is shown, which has shifted towards lower energy levels than the transmission co-efficient in figure 7a. Energy resolved current density in figure 8b shows contribution of tunneling in the transport. Local Density of States (LDOS) at only source/drain t erminal a nd t hroughout t he c hannel i s s hown b y Figure 8c a nd 8d respectively. Figure 8e and 8f shows 2-D and 3-D electron density at ON condition. For  $V_G$ = 0.5V 2-D electron density at the middle of the channel is of order  $10^{15}$  m<sup>-2</sup>, which is significantly higher than electron density for  $V_G$ = 0V, as expected.




Figure 8. (a) Transmission co-efficient (b) Energy resolved current density (c) LDOS at source and drain end (d) LDOS along the channel (e) 2-D electron density (f) 3-D electron density a cross the device for gate and drain voltages of 0.5V and 0.4V respectively.

Table II l ists s ome of the performance parameters obtained from the transport simulation. The parameters in dicate that monolayer W Se<sub>2</sub> FET has a very high on-off current ratio ( $\sim 10^{10}$ ), which makes it suitable for low power applications. The extracted maximum effective mobility is also quite higher. The threshold voltage is found to be 0.23-0.28V for the proposed structure which can be tuned by changing doping profile and physical dimensions of the device. Also, using HfO<sub>2</sub> or other high-k material as top oxide, it is possible to get SS closer to theoretical lower limit of 60 mV/dec with this structure.

**TABLE II.** Device Performance Parameters

Property	Value	Property	Value
Threshold Voltage (V)	0.23 (@ V <sub>D</sub> =0.8V)	Maximum g <sub>m</sub> (S/m)	887.7 (@ V <sub>D</sub> =0.8V)
SS (mV/dec)	77.72 (@ V <sub>D</sub> =0.1V)	DIBL (mV/V)	14.91
$Maximum \; I_{on}/I_{off}$	$\sim \! 10^{10}$	Maximum Effective Mobility (cm <sup>2</sup> /Vs)	300
Peak Saturation Current (A/m)	467.2 (@ V <sub>G</sub> =0.8V)		

#### **Conclusions**

In this work we have developed a numerical simulator to study the electrostatics and quantum t ransport of m onolayer W Se<sub>2</sub> FET w hich can be extended to calculate the ultimate p erformance limit of W Se<sub>2</sub> FET and study the effects of different p hysical parameter variation on the performance of the device. We also proposed an ultimately scaled monolayer W Se<sub>2</sub> FET structure and extracted the performance parameters of that device. Rigorous Quantum Mechanical simulation revealed ON/OFF current ratio of 10<sup>10</sup>, on current of 467.2 A/m, effective mobility of 300 cm<sup>2</sup>/Vs, DIBL of 14.91 mV/V and SS of 77.72 m V/dec f or the proposed device. With excellent O N and O FF s tate performances, monolayer WSe<sub>2</sub> FET has the potential for being the ultimate transistor for the next generation high speed low power applications.

### **Acknowledgments**

The authors are grateful to the Dept. of EEE, Bangladesh University of Engineering and Technology for providing necessary facilities for carrying out this research work.

#### References

- 1. H. Fang, S. Chuang, T. C. Chang, K. Takei, T. Takahashi and A. Javey, *Nano Lett.*, **12**(7), 3788 (2012).
- 2. Y. Yoon, K. Ganapathi and S. Salahuddin, *Nano Lett.*, **11**(9), 3768 (2011).
- 3. J. Kang, D. Sarkar, W. Liu, D. Jena and K. Banerjee, *IEEE IEDM'12*, pp. 407-410 (2012).
- 4. K. Chen, D. Kiriya, M. Hettick, M. Tosun, T. J. Ha, S. R. Madhvapathy and A. Javey, *APL Mat.*, **2**(9), 092504 (2014).
- 5. P. Zhao, D. Kiriya, A. Azcatl, C. Zhang, M. Tosun, Y. S. Liu and A. Javey, *ACS Nano*, **8**(10), 10808 (2014).
- 6. M. Tosun, S. Chuang, H. Fang, A. B. Sachid, M. Hettick, Y. Lin and A. Javey, *ACS Nano*, **8**(5), 4948 (2014).
- 7. F. Stern, *Phy. Rev. B*, **5**(12), 4891 (1972).
- 8. Z. Ren, R. Venugopal, S. Goasguen, S. Datta and M. S. Lundstrom, *IEEE Trans. on Elec. Dev.*, **50**(9), 1914 (2003).
- 9. O. Kurniawan, P. Bai and E. Li, J. of Phy. D: Appl. Phy., **42**(10), 105109 (2009).
- 10. W. Liu, W. Cao, J. Kang and K. Banerjee, ECS Trans., 58(7), 281 (2013).
- 11. R. K. Ghosh and S. Mahapatra, *IEEE J. of Elec. Dev. Soc.*, **1**(10), 175 (2013).