

**A COMPACT ANALYTICAL MODEL FOR MONOLAYER
TRANSITION METAL DICHALCOGENIDE CHANNEL
FIELD EFFECT TRANSISTORS**



A thesis submitted to the

Department of Electrical and Electronic Engineering (EEE)

of

Bangladesh University of Engineering and Technology (BUET)

In partial fulfillment of the requirement for the degree of

MASTER OF SCIENCE IN ELECTRICAL AND ELECTRONIC ENGINEERING

by

MD. AYAZ MASUD

(Roll No.: 1015062209 P)






DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING (EEE)

BANGLADESH UNIVERSITY OF ENGINEERING AND TECHNOLOGY (BUET)

APRIL 2018

The thesis titled “A COMPACT ANALYTICAL MODEL FOR MONOLAYER TRANSITION METAL DICHALCOGENIDE CHANNEL FIELD EFFECT TRANSISTORS” submitted by Md. Ayaz Masud, Roll No.: 1015062209 P, Session: October 2015, has been accepted as satisfactory in partial fulfillment of the requirement for the degree of MASTER OF SCIENCE IN ELECTRICAL AND ELECTRONIC ENGINEERING on April 7, 2018.

Board of Examiners

- | | | |
|---|--|--------------------------|
|  <hr/> | 1. Dr. Quazi Deen Mohd Khosru Professor and Head Department of EEE, BUET, Dhaka. | Chairman (Supervisor) |
|  <hr/> | 2. Dr. Quazi Deen Mohd Khosru Professor and Head Department of EEE, BUET, Dhaka. | Member (Ex-Officio) |
|  <hr/> | 3. Dr. Md. Kawsar Alam Associate Professor Department of EEE, BUET, Dhaka. | Member |
|  <hr/> | 4. Dr. Md Zunaid Baten Assistant Professor Department of EEE, BUET, Dhaka. | Member |
|  <hr/> | 5. Dr. Zahid Hasan Mahmood Professor Department of EEE, University of Dhaka, Dhaka-1000. | Member (External) |

Declaration

It is hereby declared that this thesis or any part of it has not been submitted elsewhere for the award of any degree or diploma.

Signature of the candidate

MD. AYAZ MASUD

(Roll No.: 1015062209 P)

Dedication

to my mother

Acknowledgements

I would like to convey my heart-felt gratitude and thanks to my thesis supervisor Dr. Quazi Deen Mohd Khosru, Professor and Head of the Department of Electrical and Electronic Engineering, Bangladesh University of Engineering and Technology, Dhaka for the continuous guidance and support I have received from him during the course of this work. His was there with his kind help and direction anytime I was in need of them. His inspiration, motivation and friendly attitude helped make my work under him a great experience. Desire and ambition to emulate his knowledge and expertise in the field of research have also acted as a motivation to carry through my work. It was a great pleasure to be a part of his research group and work under him.

I would also like to express my appreciation to the members of my thesis committee, Dr. Md. Kawsar Alam, Dr. Md Zunaid Baten, and Dr. Zahid Hasan Mahmood, for their valuable feedback and suggestion on my work.

In addition, my heart-felt thank goes to all the faculty members and my course teachers for their continuous help and guidance throughout the course of my M.Sc. program. I also thank my family members, especially my parents and my wife, without whose constant support and encouragement, it would be impossible to carry on with my study smoothly.

Last but not the least, I want to express my gratitude to the Almighty for all the favors, material and non-material, He has provided me with.

Abstract

In recent years, researchers have been very excited about the prospects of 2-D transition metal dichalcogenides (TMD) as a suitable semiconducting material for the channel in transistor devices. In order to evaluate their suitability in next generation transistors, it is important to understand their device level performance. A rigorous analytical model can play a significant role in this regard. In this work we have developed an analytical compact model for monolayer 2-D TMD channel MOSFETs that can replicate device performance in all regions of operation. In order to better understand the effects of monolayer TMD, we have developed two models, one for the subthreshold region and the other for the inversion region. The subthreshold model is centered around the scale length of the device. At first, an analytical expression for the scale length was derived from the eigenvalue equation. It was important to make sure that the derived expression of scale length precisely incorporates all the device and physical parameters. Gauss's law was applied in an infinitely small enclosure in the 2D channel which established a second order differential equation that governs the operation in 2D TMD FET. Channel potential and 2D carrier density was derived from the solution of this equation. Finally, the channel potential was used in the drift-diffusion equation to obtain an all-region closed-form solution for the drain current. Non-idealities were incorporated in this model by modifying intrinsic device parameters. We verified the applicability of our model by comparing our results with that of established numerical simulators and experimental reports. Our model properly replicated device performance for both long and short channel devices. Appropriate results were produced using this model for channel length as low as 10 nm.

Table of Contents

| | |
|--|-----------|
| Declaration..... | iii |
| Dedication..... | iv |
| Acknowledgement..... | v |
| Abstract..... | vi |
| Table of Contents..... | vii |
| List of Figures..... | ix |
| List of Tables..... | xi |
| Chapter 1 Introduction..... | 1 |
| 1.1 Current Trends of Nanoelectronics..... | 1 |
| 1.2 Two Dimensional Semiconductors..... | 3 |
| 1.2.1 Monolayer Transition Metal Dichalcogenides (TMDs)..... | 5 |
| 1.2.2 Electronic Properties of 2-D TMDs..... | 6 |
| 1.3 Compact Models of 2-D TMD Channel MOSFETs..... | 7 |
| 1.4 Thesis Objectives..... | 8 |
| 1.5 Thesis Overview..... | 8 |
| Chapter 2 Subthreshold Model..... | 10 |
| 2.1 2-D Channel Potential..... | 10 |
| 2.2 Scale Length Equation..... | 13 |
| 2.3 Subthreshold Current Modleing..... | 14 |
| Chapter 3 Analytical Modeling of Drain Current..... | 18 |
| 3.1 Establishing a Differential System..... | 18 |
| 3.2 Determining the Constants e_1 and e_2 | 22 |
| 3.3 Calculation of Effective Density of States..... | 23 |
| 3.4 Drain Current Modeling..... | 24 |
| 3.5 Velocity Saturaion Effect..... | 26 |

| | | |
|---|---|-----------|
| 3.4 | Interface Trap Effects..... | 27 |
| Chapter 4 Results and Discussion | | 28 |
| 4.1 | Validation of the Subthreshold Model | 28 |
| 4.2 | Validation of the All Region Compact Model | 33 |
| Chapter 5 Conclusion | | 40 |
| 5.1 | Summary | 40 |
| 4.2 | Limitations and Possible Future Developments..... | 41 |
| References..... | | 42 |

List of Figures

| | | |
|-----------------|---|----|
| Fig. 1.1 | Density of transistors in Intel’s IC | 2 |
| Fig. 1.2 | Electronic dispersion in the Graphene lattice. Left: energy spectrum. Right: zoom in of the energy bands close to one of the dirac points | 4 |
| Fig. 1.3 | Different polymorphs or phases of single layer and stacked single layer TMDs. (A) 1H phase, (B) ideal ($a \times a$) 1T phase, (C) distorted ($2a \times a$) 1T phase, (D) 2H phase and (E) 3R phase. Figure adapted from [17]..... | 5 |
| Fig. 1.4 | Band alignment of monolayer semiconducting TMDs. The Fermi level is indicated by the blue horizontal line and the vacuum is at 0V..... | 6 |
| Fig. 1.5 | Bandgap of Graphene and various 2-D TMD materials with respect to Si... 7 | 7 |
| Fig. 2.1 | Schematic of a 2-D TMD channel MOSFET. T_{tox} and T_{box} are thickness of the top and back gate oxide layers, respectively. $T_{ch} \approx .65$ nm is the thickness of the monolayer TMD channel. Length of the channel is denoted by L . Note that the figure is not drawn to scale | 11 |
| Fig. 2.2 | Variation of (a) $\exp(-R)$ and (b) $\exp(-N)$ functions of (6) in x direction for different gate voltages. There is a uniform decay of $\exp(-R)$ in the last 2 nm near the drain. On the other hand, $\exp(-N)$ does not vary with channel length | 15 |
| Fig. 2.3 | I_{ds} vs. V_{gs} in subthreshold for 2D TMD channel MOSFET calculated from (2.14) $V_{ds}=0.5$ V.. | 17 |
| Fig. 3.1 | Schematic of a typical double gated 2D FET. The inset is the zoomed-in view of an infinitely small enclosure along the channel in which Gauss’s law has been applied to formulate the differential system..... | 19 |
| Fig. 3.2 | E-k diagram of WSe ₂ obtained from first principle DFT simulation in Quantum Espresso Software. The diagram shows lowest conduction valley at K-point. The nearest low point is between K and Gamma points. The energy difference between these two lowest valleys is around 50 meV.. | 24 |
| Fig. 4.1 | I_{ds} vs. V_{gs} in subthreshold for 2D TMD channel MOSFET. | 28 |
| Fig. 4.2 | Comparison of our subthreshold model with models proposed in [5] and [6]. Our model is in perfect agreement with that of Taur et al. for both short and long channel devices. | 29 |

| | | |
|------------------|---|----|
| Fig. 4.3 | Variation of scale length with the permittivity of oxide materials for $T_{ox}= 2$ nm. Taur et al. proposed a constant scale length of $2T_{ox}$ in all cases..... | 30 |
| Fig. 4.4 | Variation of $\exp(-N-R)$ from Equation (2.11) with channel length in constant bias condition ($V_{gs}=0.1V$ and $V_{ds}=0.5V$)..... | 31 |
| Fig. 4.5 | Variation of subthreshold swing with channel length..... | 32 |
| Fig. 4.6 | Threshold voltage roll-off calculated from our model and the model proposed by Taur et al..... | 32 |
| Fig. 4.7 | Output characteristics of an ideal 2D MOSFET in DG and SOI modes.. | 33 |
| Fig. 4.8 | Drain current model behavior against the data of $2.0 \mu\text{m}$ long channel MoS_2 nFET experimental device reported by Sachid et al. (a) Output characteristics for $V_{gs}= 0.4V$ to $V_{gs}=2 V$.(b) Transfer characteristics for $V_{ds}=0.05 V$ (blue) and $V_{ds}= 1 V$ (red)..... | 35 |
| Fig. 4.9 | Drain current model behavior against the data of $6.2 \mu\text{m}$ long channel WSe_2 nFET experimental device reported by Fang et al. (a) Output characteristics for $V_{gs}=0.4 V$ to $1.2 V$ (b) Transfer characteristics for $V_{ds}=0.05 V$ (blue) and $V_{ds}= 1 V$ (red). | 36 |
| Fig. 4.10 | Drain current model behavior against the data of $1.0 \mu\text{m}$ long channel MoTe_2 nFET experimental device reported by Xu et al. (a) Output characteristics for $V_{gs}=0.1$ to $V_{gs}=0.5 V$ (b) Transfer characteristics for $V_{ds}=0.05 V$ (blue) and $V_{ds}= 1 V$ (red)..... | 37 |
| Fig. 4.11 | Drain current model behavior against the data of $6.2 \mu\text{m}$ long channel WSe_2 pFET experimental device reported by Sachid et al. Output characteristics for $V_{gs}=-.5 V$ to $-1.5 V$ | 38 |

List of Tables

| | |
|---|----|
| Table 4.1 Physical Properties of TMD Materials | 34 |
|---|----|

Chapter 1

Introduction

1.1 Current Trends of Nanoelectronics

One of the biggest breakthroughs of the 20th century was the invention of transistors. Transistors are the building block of today's microprocessors and computers and they have paved the way for the electronic revolution of this era. Since the invention in 1947, considerable efforts have been made to miniaturize the size of metal oxide semiconductor field effect transistors (MOSFETs). This allowed us to integrate billions of MOSFETs in a single chip with an area of 1 square centimeter. The motivation for this aggressive scaling comes from the famous prediction of Intel's cofounder Gordon Moore who said that the number of transistors per integrated chip (IC) will double every two years [1]. This famous prediction, popularly known as the 'Moore's Law' has remained the guideline for scientists and engineers in IC industry. From one technology node to the other, MOSFETs are conceived to be smaller, faster and less power consuming.

As shown in Figure 1.1, the number of MOSFETs has grown steadily so far, in compliance with the Moore's law. Thirty years of aggressive scaling have pushed the device dimensions close to the atomic range. The downscaling of MOSFETs has slowed down since the 65 nm node was reached. Issues related to the nanoscale dimensions of the devices started to arise. With smaller technology nodes, gate length and oxide thickness both shrunk heavily. This led to various short-channel effects (SCE) and gate leakage current [2].

The SCEs for the MOSFETs are important when the channel length becomes comparable to the width of the depletion region. When the gate length is scaled down, the gate starts to lose the electrostatic control over the channel, on the other hand the source-drain bias (V_{DS}) gains a larger influence on the barrier. Such an effect is named drain-induced barrier lowering (DIBL). This loss of electrostatic integrity leads to a continuous increase of the current and decrease of the off-state potential. Moreover, the electron mobility is reduced due to collisions with the semiconductor/oxide interface. This surface scattering effect is enhanced by the increase of electric field in the confined regions, which pushes the




Figure 1.1: Density of transistors in Intel’s IC

electrons toward the surface of the device. The reduction of electron mobility is also caused by the necessity of using high doping levels in such scaled MOSFET. Finally, the average velocity of carriers no longer linearly depends on the electric field in such small devices, which is called the velocity saturation effect.

Another factor that limits the scaling options in modern MOSFETs is the subthreshold current. Since operating voltage has been pulled down to a much small value in modern-day devices, the threshold voltage is barely higher than the off-state voltage. Thus a considerable amount of current flows through the channel during off state and the ratio of off- and on current is not high enough. The severity of this problem is quantized using the expression called Subthreshold Swing (SS) which indicates the reduction in voltage required to reduce the drain current by a factor of ten below the threshold value. Traditional MOSFETs cannot have SS below 60 mV/dec. All these inherent limitations have motivated the scientific community to investigate novel transistor structures with better gate control.

The electronics industry has resorted to strained Si-Ge channel with tri-gate structure to reduce the adverse short channel and nonideal effects. Also high-k gate oxides have been used to reduce tunneling while maintaining the desired level of capacitance. Intel’s latest ‘Coffe Lake’ processors use 14 nm tri-gate Silicon transistors. Beyond 14nm, as we move

to 10 and 7nm, a new fin material will be required; probably Si-Ge, or perhaps just pure germanium. SiGe and Ge have higher electron mobility than Si, allowing for lower voltages, and thus reducing power consumption, tunneling, and leakage. SiGe has been used in commercial CMOS fabrication since the late '80s, too, so switching from silicon will not be a massive shift. The primary reason that semiconductor industry has solely relied on Silicon for so long is that the entire industry is based on silicon. The amount of time, money, and R&D that would be required to deploy new machines for handling new materials that we know relatively little about would be astronomical.

The next era of processors will require less power consuming transistors with lower dimension. But it has already been established that Si cannot reach this desired level. Hence, scientists are looking for new materials that can replace Si in near future. Several potential candidates have surfaced in the past few decades- III-V compound semiconductors, Graphene, chalcogenides etc. In order to understand their true potential, we need to explore the application of these materials in conventional transistor structures.

1.2 Two Dimensional Semiconductors

Layered two dimensional (2-D) semiconductor materials have garnered significant attention in recent years. In the past 2-D materials were considered to be unstable. Reports suggested that 2-D materials would disintegrate in room temperature under thermal fluctuations. However, in 2004 Geim and Novoselov successfully isolated graphene by mechanical exfoliation technique and since then Graphene has been at the center of research thrust due to its amazing electronic, mechanical and optical properties [3][4].

While Graphene has been at the center of this research thrust due to its amazing electronic, mechanical and optical properties, an absence of bandgap in Graphene led to the extensive investigation of other layered 2-D semiconductors. Specially, the out-of-ordinary electronic properties of Graphene inspired the research community to concentrate on 2-D material based nanoelectronics. Since then, we have seen an exponential increase in the research activity in graphene and other 2DMs (such as the transition metal dichalcogenides [5][6], h-BN, black phosphorus [7], silicene and germanene).




Figure 1.2: Electronic dispersion in the Graphene lattice. Left: energy spectrum. Right: zoom in of the energy bands close to one of the dirac points. Figure adapted from [8].

One of the most interesting aspects of the graphene is its low-energy band structure, which is linear around the K and K' points of the Brillouin zone, as shown in Figure 1.2. The Fermi energy exactly crosses the Dirac points which in turn causes the unconventional properties of Graphene with respect to 2-D electron gases (2DEG). Another interesting property of graphene is when laterally confined into nanoribbons, its electronic and transport properties are strongly affected by the geometry of the edges (armchair, zigzag or mixed) and the nature of their passivation [7][9]. For example, under certain conditions the ribbon can show a band gap, whose size is proportional to the inverse of the ribbon width. Such a gap might be important for applications in logic devices, which are however compromised by the huge mobility degradation due to the increase of the effective mass from one side, and the presence of edge roughness from the other [10]. Till date the biggest hindrance towards a successful adaptation of Graphene in transistor application has been its lack of band gap. The very low on-off current ratio thus makes its use impractical in logic devices.

After exploring Graphene for nearly a decade, concentration was shifted towards other 2D material families. One of the very promising 2-D material family is the transition metal dichalcogenides (TMDs) [11]. TMD materials such as molybdenum disulphide (MoS₂) and tungsten diselenide (WSe₂) have been proven to be viable alternative in the post-Silicon era due to having desirable bandgap, flexibility, transparency, and surface free of dangling

bonds [12]. Especially, monolayer 2-D TMDs have excellent prospect as channel material in nanoscale field-effect transistors (FETs).

1.2.1 Monolayer Transition Metal Dichalcogenides (TMDs)

Layered 2-D crystals, such as monolayers of transition metal dichalcogenides (TMDs) MX_2 (e.g., $\text{M} = \text{Mo}, \text{W}$; $\text{X} = \text{S}, \text{Se}, \text{Te}$) and other metal chalcogenides MX_x (e.g., $\text{M} = \text{Ga}, \text{Sn}$; $\text{X} = \text{O}, \text{S}, \text{Se}$) offer a native thickness of about 0.6 nm with a variety of bandgaps and band-alignments [11][12]. Furthermore, 2D crystals possess a sharp turn on of density of states at the band edges and have no surface dangling bonds; thus potentially enabling a low interfacial density of state, which are highly desired for achieving a sharp SS. Recent experimental results show that the band alignment in stacked monolayer 2D crystal heterostructures can be tuned by an external electric field perpendicular to the heterojunction. These properties uphold their candidacy for not only transistors and other logic devices, but also for the display devices [13] and various types of nano-sensors [14].

As shown in Figure 1.3, the TMDs have layered structures similar to graphite: covalently bonded 2-D X-M-X layers loosely coupled by weak van der Waals forces [15], [16]. Variation in the stacking sequence leads to five different polymorphs or phases [17], [18]. Among them, 1T and 2H are usually the most stable states. In the 1T phase, metal atoms are coordinated with six neighboring chalcogens, whereas the coordination in 2H is trigonal prismatic. In general, the TMDs formed from metals of the groups IVB and VIB show semi-conducting properties, hence they are suitable materials for digital transistor applications.




Figure 1.3: Different polymorphs or phases of single layer and stacked single layer TMDs. (A) 1H phase, (B) ideal ($a \times a$) 1T phase, (C) distorted ($2a \times a$) 1T phase, (D) 2H phase and (E) 3R phase. Figure adapted from [17].

1.2.2 Electronic Properties of 2-D TMDs

MoS₂ is a typical and well-studied TMD material. Its layers consist of hexagons with the Mo and S₂ atoms located at alternating corners as shown in Figure 1.3 [15], [19]. The most striking feature of bulk MoS₂ is that, compared to zero-bandgap graphene and insulating *h*-BN, it is a semiconductor with an indirect band gap of 1.29 eV [20]. Several studies have confirmed a transition from an indirect band gap to a direct band gap for MoS₂ as the thickness of bulk MoS₂ is decreased to that of a monolayer [21]. Similar transition is also demonstrated for other TMD materials[22]–[25].

Kuc et al. performed an extended study of the influence of quantum confinement on the electronic structures of monolayer and few-layer MS₂ (M = W, Nb, Re) using first-principles calculations [26]. They found that WS₂, which is similar to MoS₂, exhibits an indirect (bulk, $E_g=1.3$ eV) to direct (monolayer, $E_g=2.1$ eV) bandgap transition. Figure 1.4 exhibits the band alignment of various monolayer semiconducting TMDs.




Figure 1.4: Band alignment of monolayer semiconducting TMDs. The Fermi level is indicated by the blue horizontal line and the vacuum is at 0V.




Figure 1.5: Bandgap of Graphene and various 2-D TMD materials with respect to Si. Figure adapted from [25].

Figure 1.5 demonstrates the bandgap of 2-D TMD materials and their position compared to Si. It is evident that these materials have bandgap akin to semiconductors. And most importantly their bandgap is tunable, as it can be controlled by changing the number of layers in the TMD material. Number of layers not only tunes bandgap, but also controls other physical properties. For example, electrical characterizations of single-layer MoS₂ have shown n-type conductivity with a room temperature mobility in the range of 10-50 cm²/(V-s) [27], [28]. Compared to the mobility 200-500 cm²/(V-s) of bulk MoS₂ sheets is rather low and comparable to that of graphene nanoribbons but still much lower than that of either pristine graphene or Si transistors [29]. Because of the low mobility, MoS₂ transistors are probably more suited for low power applications rather than high performance usage [30].

1.3 Compact Models of 2-D TMD Channel MOSFETs

Large-scale production of complex circuits based on these devices requires efficient circuit simulation followed by layout design using EDA tools before realization. To perform efficient circuit simulation, a compact model is an essential requirement. The effect of the density of state (DOS) on capacitance and consideration of Fermi–Dirac (FD) statistics in place of Boltzmann statistics differentiate the modeling of these devices compared with the conventional Si channel MOSFET [31]. Several compact models have so far been proposed to replicate the circuit level performance of TMD channel FETs [32]–[36]. The capacitive

model proposed in [33] is based on drift-diffusion model and does not include non-idealities. In [36], an analytical I-V model is derived by simplifying surface potential. Results of this model deviates from that of numerical simulation for sub-30nm channel length. The short channel model proposed by Taur et al. utilizes the concept of scale length to calculate current in the subthreshold region [35]. However, the proposed linear relation between scale length and oxide thickness fails to incorporate important device parameters such as channel thickness and permittivity of oxide as well as channel material. Several compact subthreshold models have been proposed by redefining scale length in terms of abovementioned device and physical parameters [32], [34]. But eventually they also depend on numerical integration in order to calculate device current [37], [38].

1.4 Thesis Objectives

The primary objective of this work can be divided in following two parts.

- First, to develop a compact analytical I-V model for 2D TMD channel FETs including non-ideal conditions.
- Second, to formulate a comprehensive performance analysis of different 2D TMD semiconductors as channel material in FET architecture.

1.5 Thesis Overview

The entire thesis is divided in five chapters. A brief organization of each chapter is presented below.

The first chapter discusses the current technological status of transistors and briefly sheds lights on the scaling issues and need for futuristic innovations in every aspect of semiconductor devices to uphold the technological progression professed by Moore's law. It also introduces the context of the innovation behind monolayer Transition Metal Dichalcogenide (TMDC) channel MOSFETs.

The second chapter discusses the formulation of the subthreshold model for 2-D TMD channel MOSFET. At first a cubic equation is formed incorporating all physical and device parameters. The solution of this equation gives us the scale length. In the next part of this chapter we present a new analytical equation to calculate drain current at subthreshold region for both double-gate (DG) and semiconductor-on-insulator (SOI) TMD channel devices.

The third chapter introduces an all-region compact drain current model for our device. This chapter rigorously studies the mathematical formulation of the device's system and these system equations are used to develop the analytical model. Non-ideal phenomena are included later in the drain current equation.

Our model is verified with established numerical models and experimental results in the fourth chapter. The model demonstrates excellent agreement with reported results for both long and short channel devices.

In the final and fifth chapter conclusion is drawn and possible developments are discussed.

Chapter 2

Subthreshold Model

The subthreshold model for 2-D TMD channel FET is obtained by modifying the drain current equation in this region of operation. At first a cubic equation is formed incorporating all physical and device parameters. The solution of this equation gives us the scale length. In the next part we present a new analytical equation to calculate drain current at subthreshold region for both double-gate (DG) and semiconductor-on-insulator (SOI) TMD channel devices

2.1 2-D Channel Potential

The schematic model of a 2-D single layer TMD channel MOSFET is presented in Figure 2.1. The heavily doped Si substrate of the top-gated SOI structure can be replaced by a back electrode to obtain a double gate (DG) FET device. Since mobile charge density is negligible in the subthreshold region, the 2-D potential can be solved analytically [39]. The zero potential reference is fixed at the edge of source conduction band. The 2-D potential corresponding to the conduction band is,

$$\varphi(x, z) = V_{gs} + \chi - \varphi_m + \sum_{n=1}^{\infty} \frac{b_n \sinh\left[\frac{\pi(L-x)}{\lambda_n}\right] + c_n \sinh\left[\frac{\pi x}{\lambda_n}\right]}{\sinh\left[\frac{\pi L}{\lambda_n}\right]} \cosh\left[\frac{\pi z}{\lambda_n}\right] \quad (2.1)$$

Here x is the channel direction and z is perpendicular to the film. V_{gs} is the gate voltage, χ is the electron affinity of semiconductor material and φ_m is gate work function. The channel potential $\varphi(x, z)$ is assumed to have no variation in the z direction due to the atomic scale thickness of channel material. The summation in the right-hand-side of Equation (2.1) consists of a series of eigen functions with discrete eigenvalues λ , which satisfy the following equation for odd values of n [40].




Figure 2.1: Schematic of a 2-D TMD channel MOSFET. T_{tox} and T_{box} are thickness of the top and back gate oxide layers, respectively. $T_{ch} \approx .65$ nm is the thickness of the monolayer TMD channel. Length of the channel is denoted by L . Note that the figure is not drawn to scale.

$$\tan\left(\frac{T_{ox}}{\lambda_n/\pi}\right)\tan\left(\frac{T_{ch}/2}{\lambda_n/\pi}\right) = \frac{\varepsilon_{ox}}{\varepsilon_{ch}} \quad (2.2)$$

where, T_{ox} and T_{ch} are the effective oxide thickness and channel thickness respectively, while ε_{ox} and ε_{ch} are the respective permittivity of the oxide and channel material. This generalized scale length formula is derived from [40]. For a SOI device, $T_{ox} = T_{tox}$. In DG type devices, $T_{ox} = T_{tox} = T_{box}$ is assumed. For 2-D materials, $T_{ch} \rightarrow 0$. Thus we can establish a linear relation between oxide thickness and scale length, irrespective of channel and oxide permittivity.

$$\lambda_n = 2T_{ox}, \frac{2T_{ox}}{3}, \frac{2T_{ox}}{5}, \dots \dots \dots \quad (2.3)$$

We can calculate the coefficients b_n and c_n by putting boundary conditions in Equation (2.1). In subthreshold, potential is known at both source and drain i.e. $\varphi(0, z) = 0$ and $\varphi(L, z) = V_{ds}$. Thus we get from Equation (2.1),

$$b_n = \frac{2\lambda_n^2 \tan\left(\frac{T_{ox}}{\lambda_n/\pi}\right) \sin\left(\frac{T_{ch}/2}{\lambda_n/\pi}\right)}{\pi^2 T_{ox} \left[\frac{T_{ch}}{2} + \frac{\sin\left(\frac{T_{ch}}{\lambda_n/\pi}\right)}{\sin\left(\frac{T_{ox}}{2}\right)} \right]} (\varphi_m - V_{gs} - \chi) \quad (2.4)$$

$$c_n = \frac{2\lambda_n^2 \tan\left(\frac{T_{ox}}{\lambda_n/\pi}\right) \sin\left(\frac{T_{ch}/2}{\lambda_n/\pi}\right)}{\pi^2 T_{ox} \left[\frac{T_{ch}}{2} + \frac{\sin\left(\frac{T_{ch}}{\lambda_n/\pi}\right)}{\sin\left(\frac{T_{ox}}{2}\right)} \right]} (V_{ds} + \varphi_m - V_{gs} - \chi) \quad (2.5)$$

The values of b_n and c_n decays exponentially with n . A little modification in b_1 and c_1 terms allows us to consider only the $n=1$ terms. Thus potential $\varphi(x)$ can be approximated to be,

$$\begin{aligned} \varphi(x) = (V_{gs} + \chi - \varphi_m) \left\{ 1 - \frac{\sinh\left[\frac{\pi(L-x)}{\lambda}\right]}{\sinh\left(\frac{\pi L}{\lambda}\right)} \right\} \\ + (V_{ds} - V_{gs} - \chi + \varphi_m) \frac{\sinh\left(\frac{\pi x}{\lambda}\right)}{\sinh\left(\frac{\pi L}{\lambda}\right)} \end{aligned} \quad (2.6)$$

Where scale length λ is the lowest order solution of Equation (2.2).

2.2 Scale Length Equation

Solution of Equation (2.2) requires numerical calculation. One straight-forward approach is to consider it to be equal to twice of oxide thickness, as shown in Equation (2.3) [35]. But this assumption is too crude and claims to have no effect of channel and oxide materials on the scale length. Thus we need a scale length equation that can properly incorporate all the device and physical parameters. Also as we have entered the era of sub-10nm devices, it is unwise to consider the 0.65 nm thickness of monolayer 2-D TMD to be zero.

One starting point for finding a proper scale length equation is to approximate Equation (2.2) using the assumption,

$$\tan\left(\frac{T_{ch}/2}{\lambda/\pi}\right) \approx \frac{T_{ch}/2}{\lambda/\pi}$$

Typical values of T_{ch} for monolayer 2D TMD validates this approximation. Thus Equation (2.2) becomes,

$$\tan\left(\frac{T_{ox}}{\lambda/\pi}\right)\left(\frac{T_{ch}/2}{\lambda/\pi}\right) \approx \frac{\epsilon_{ox}}{\epsilon_{ch}} \quad (2.7)$$

The tangent part can be divided in sine and cosine functions of scale length and the rest of the parameters are constant for a device.

$$\frac{\sin\left(\frac{T_{ox}}{\lambda/\pi}\right)}{\cos\left(\frac{T_{ox}}{\lambda/\pi}\right)} = \frac{2\lambda\epsilon_{ox}}{\pi T_{ch}\epsilon_{ch}} \quad (2.8)$$

By expanding both the sine and cosine functions in Taylor series, we get a polynomial equation. Since, $\lambda \approx 2T_{ox}$, only the first three terms of both polynomials are considered. Thus (2.8) can be rewritten as,

$$\frac{1}{120}p^3 + \left(-\frac{1}{6} - \frac{\zeta}{24}\right)p^2 + \left(1 + \frac{\zeta}{2}\right)p - \zeta = 0 \quad (2.9)$$

where, $p = (\pi T_{ox}/\lambda)^2$ and $\zeta = 2T_{ox}\epsilon_{ox}/T_{ch}\epsilon_{ch}$

Equation (2.9) is a cubic equation that can be solved analytically and the solution will give the value of scale length. This value of scale length properly incorporates all physical and device parameters.

2.3 Subthreshold Current Modeling

The subthreshold drain current can be obtained from channel potential using the formula derived from [39],

$$I_{DS} = 4\pi m\mu W \frac{(kT)^2}{h^2} \left[\frac{1 - \exp(-V_{DS}/v_{th})}{\int_0^L \exp\left(-\frac{\varphi(x)}{v_{th}}\right) dx} \right] \quad (2.10)$$

Where, m is the effective mass, μ is carrier-mobility, k is Boltzmann's constant, h is Planck's constant, T is temperature, and $v_{th} = kT/q$ is the thermal voltage. It is difficult to reduce the integral in the denominator in Equation (2.10) into elementary functions. Thus previous works have resorted to numerical calculation.

Using the expression of channel potential obtained from Equation (2.6) , we can form the integral as the multiplication of three exponential functions.

$$\int_0^L \exp\left(-\frac{\varphi(x)}{v_{th}}\right) dx = \int_0^L \exp(-M) \exp(-N) \exp(-R) dx \quad (2.11)$$

where,

$$M = (V_{gs} + \chi - \varphi_m)/v_{th}$$

$$N = \frac{1}{v_{th}} (V_{gs} + \chi - \varphi_m) \frac{\sinh\left[\frac{\pi(L-x)}{\lambda}\right]}{\sinh\left(\frac{\pi L}{\lambda}\right)}$$

$$R = \frac{1}{v_{th}} (V_{ds} - V_{gs} - \chi + \varphi_m) \frac{\sinh\left(\frac{\pi x}{\lambda}\right)}{\sinh\left(\frac{\pi L}{\lambda}\right)}$$




Figure 2.2: Variation of (a) $\exp(-R)$ and (b) $\exp(-N)$ functions of (6) in x direction for different gate voltages. There is a uniform decay of $\exp(-R)$ in the last 2 nm near the drain. On the other hand, $\exp(-N)$ does not vary with channel length.

The variation of these exponential functions along the channel direction x is plotted in Figure 2.2 for various channel lengths and bias conditions. For a given gate voltage, $\exp(-M)$ is a constant. It is evident from Figure 2.2 that while $\exp(-R)$ varies with channel length keeping a uniform relation, $\exp(-N)$ gives the same values for any length.

The uniform variation of $\exp(-R)$ suggests a linear relation between channel length and the integral of this exponential function. Because, the sine hyperbolic functions in the numerator of N and R assume non-zero value in distinct regions in the transport direction. For all channel lengths,

$$\frac{\sinh\left[\frac{\pi(L-x)}{\lambda}\right]}{\sinh\left(\frac{\pi L}{\lambda}\right)} \approx 0 \text{ for } x > 8nm \quad (2.12)$$

And for $L > 10$ nm,

$$\frac{\sinh\left(\frac{\pi x}{\lambda}\right)}{\sinh\left(\frac{\pi L}{\lambda}\right)} \approx 0 \text{ for } x < (L-2)nm \quad (2.13)$$

This allows us to rewrite Equation (2.11) as,

$$\int_0^L \exp\left(-\frac{\varphi(x)}{v_{th}}\right) dx = \int_0^{8nm} \exp(-M) \exp(-N) dx + \int_{8nm}^{(L-2)nm} \exp(-M) dx + \int_{(L-2)nm}^L \exp(-M) \exp(-R) dx \quad (2.12)$$

If we add the first and the third term of the right hand side of Equation (2.12), we approximately get the denominator in Equation (2.10) for a FET with a channel length of 10 nm. The second term linearly varies with channel length, L . This reduces Equation (2.12) in,

$$\int_0^L \exp\left(-\frac{\varphi(x)}{v_{th}}\right) dx \approx \int_0^{10nm} \exp\left(-\frac{\varphi(x)_{10nm}}{v_{th}}\right) dx + \int_{10nm}^L \exp(-M) dx \quad (2.13)$$

where, $\varphi(x)_{10nm}$ is the channel potential for channel length, $L_0=10$ nm. Thus subthreshold current can be calculated for any $L > 10$ nm using the following equation,

$$I_{DS} = \left[\frac{1}{I_{DS,L_0}} + \frac{\frac{h^2}{(kT)^2} \exp\left(-\frac{\varphi(x)}{v_{th}}\right) (L - L_0)}{4\pi m \mu W (1 - \exp\left(-\frac{V_{DS}}{v_{th}}\right))} \right]^{-1} \quad (2.14)$$

where, I_{DS,L_0} is the drain current for a device with channel length $L_0=10$ nm under the conditions in which I_{DS} is being calculated. Figure 2.3 shows the subthreshold I_{DS} vs. V_{GS} curve obtained from Equation (2.14).

This model suggests that the calculation of drain current for any channel length greater than L_0 requires the numerical derivation of I_{DS,L_0} . However, it is evident from Equation (2.14) that I_{DS,L_0} can be calculated analytically if current for a longer device is known. For example, the analytical model proposed in the works of Cao et al. yields perfect results for $L > 30$ nm. This model can be utilized to first calculate current for a long channel device. Then I_{DS,L_0} is calculated from Equation (2.14), which is later used to formulate the subthreshold model for devices with $L > 10$ nm. The transfer characteristics in fig. 4 has been obtained this way.




Figure 2.3: I_{ds} vs. V_{gs} in subthreshold for 2D TMD channel MOSFET calculated from Equation (2.14). $V_{ds}=0.5$ V.

Chapter 3

Analytical Modeling of Drain Current

An all-region analytical drain current model for 2-D TMD channel MOSFETs will be developed in this section. It is desirable to formulate a single drain current equation for all regions of operation. A good starting point for the all region model would be to derive an analytical formula of the surface potential. Surface potential based model are suitable for simulating devices with short channel length. Moreover, these type of models can be easily upgraded to include non-idealities like mobility degradation, interface traps, and non-ideal doping [36].

3.1 Establishing a Differential System

In order to capture the physics and operation of an electronic device, the first step is to formulate a differential system. Cao et al. presented the first differential model for 2D FET devices. It is safe to assume that the channel potential, $\varphi(x, z) \approx \varphi(x)$, since it has very small variation in the z -direction.

The differential system is established by applying Gauss's law in an infinitely small closed box shown in Figure 4.1. The height of the box is T_{ch} , width is W , and length is infinitesimally small Δx . Gauss's law states that the relation between the charge enclosed inside the box and electric field going out of the box can be formulated to be,

$$\oint_s \varepsilon \vec{E} \cdot \vec{ds} = Q \quad (3.1)$$

Where, ε is the dielectric permittivity of the material at each surface of the enclosure. The left hand side of the equation can be calculated by considering the electric field going out of each of the six surfaces of the box. The positive directions of the surface vectors \vec{ds} are outward from each surface.




Figure 3.1: Schematic of a typical double gated 2D FET. The inset is the zoomed-in view of an infinitely small enclosure along the channel in which Gauss's law has been applied to formulate the differential system.

The left hand side component of Equation (3.1) for surface A of figure 3.1,

$$-\frac{V'_{gt} - \varphi(x)}{T_{tox}} \varepsilon_{tox} \Delta x W \quad (3.2)$$

The left hand side component of Equation (3.1) for surface B of figure 3.1,

$$\frac{\varphi(x) - V'_{gb}}{T_{box}} \varepsilon_{box} \Delta x W \quad (3.3)$$

The left hand side component of Equation (3.1) for surface C of figure 3.1,

$$\frac{d\varphi(x)}{dx} \varepsilon_{ch} T_{ch} W \quad (3.4)$$

The left hand side component of Equation (3.1) for surface D of figure 3.1,

$$-\frac{d\varphi(x + \Delta x)}{dx} \varepsilon_{ch} T_{ch} W \quad (3.5)$$

Here, ε_{ch} , ε_{tox} , ε_{box} are the permittivity of channel material, top gate oxide and bottom gate oxide respectively. Contribution from E and F surfaces are zero since there are no electric field component along the y axis.

V'_{gt} and V'_{gb} are effective gate voltage, calculated after subtracting flat band voltages $V_{FBt/b}$ from the input gate bias $V_{gt/b}$.

$$V'_{gt} = V_{gt} - V_{FBt} \quad (3.6)$$

$$V'_{gb} = V_{gb} - V_{FBb} \quad (3.7)$$

Flat-band voltage can be defined as the work function difference between the top bottom electrodes and the TMD channel.

By substituting the electric fields from the above four equations in Equation (3.1) and doing some reorganizations, we can formulate the second order equation as,

$$\frac{d^2\varphi(x)}{dx^2} - \frac{\varphi(x)}{\lambda'^2} + \gamma = \frac{-Q_s}{\epsilon_{ch}T_{ch}} \quad (3.8)$$

Here, charge density Q_s has been established as follows,

$$Q_s = C_{tox}(V'_{gt} - \varphi(x)) + C_{box}(V'_{gb} - \varphi(x)) \quad (3.9)$$

Where, $C_{tox} = \epsilon_{tox}/T_{tox}$ and $C_{box} = \epsilon_{box}/T_{box}$ are the gate oxide capacitances in top and bottom gates, respectively. The constant term in the differential equation is,

$$\gamma = \frac{C_{tox}V'_{gt} + C_{box}V'_{gb}}{\epsilon_{ch}T_{ch}} \quad (3.10)$$

Also, the new scale length λ' is defined as,

$$\frac{1}{\lambda'^2} = \frac{C_{tox} + C_{box}}{\epsilon_{ch}T_{ch}} \quad (3.11)$$

Rearranging this second order equation, we get,

$$\frac{d^2\varphi(x)}{dx^2} - \left(\frac{2C_{tox} + 2C_{box}}{\epsilon_{ch}T_{ch}}\right)\varphi(x) + \frac{2C_{tox}V'_{gt} + 2C_{box}V'_{gb}}{\epsilon_{ch}T_{ch}} = 0 \quad (3.12)$$

So the governing equation for obtaining the electrostatic potential is,

$$\frac{d^2\varphi(x)}{dx^2} - \frac{\varphi(x)}{l^2} + 2\gamma = 0 \quad (3.13)$$

where,

$$l = \sqrt{\frac{\varepsilon_{ch} T_{ch}}{2C_{tox} + 2C_{box}}} \quad (3.14)$$

Equation 3.14 is a linear differential equation with constant coefficients. A closed form solution of this differential system is possible. The general solution can be assumed to be,

$$\varphi_g(x) = c_1 \cosh\left(\frac{x}{l}\right) + c_2 \sinh\left(\frac{x}{l}\right) \quad (3.15)$$

Assuming, $c_1 = d_1 \sinh\left(\frac{L}{l}\right)$ and $c_2 = d_2 - d_1 \cosh\left(\frac{L}{l}\right)$, we can rewrite Equation 3.15 as,

$$\varphi_g(x) = d_1 \sinh\left(\frac{L}{l}\right) \cosh\left(\frac{x}{l}\right) + d_2 \sinh\left(\frac{x}{l}\right) - d_1 \cosh\left(\frac{L}{l}\right) \sinh\left(\frac{x}{l}\right) \quad (3.16)$$

Thus channel length L is incorporated in the solution of electrostatic potential.

$$\varphi_g(x) = d_1 \sinh\left(\frac{L-x}{l}\right) + d_2 \sinh\left(\frac{x}{l}\right) \quad (3.17)$$

We can further simplify this equation by redefining the d_1 and d_2 constants as follows,

$$\varphi_g(x) = e_1 \frac{\sinh\left(\frac{L-x}{l}\right)}{\sinh\left(\frac{L}{l}\right)} + e_2 \frac{\sinh\left(\frac{x}{l}\right)}{\sinh\left(\frac{L}{l}\right)} \quad (3.18)$$

Here, e_1 and e_2 constants can be determined by employing boundary conditions of the MOSFET. The particular solution of Equation 3.13 can be obtained by assuming $\varphi_p(x) = A$. Thus,

$$0 - \frac{A}{l^2} + 2\gamma = 0 \quad (3.19)$$

So the complete solution for the electrostatic potential is,

$$\varphi(x) = e_1 \frac{\sinh(\frac{L-x}{l})}{\sinh(\frac{L}{l})} + e_2 \frac{\sinh(\frac{x}{l})}{\sinh(\frac{L}{l})} + 2\gamma l^2 \quad (3.20)$$

3.2 Determining the Constants e_1 and e_2

Boundary conditions of MOSFET allows us to determine the source and drain potentials, which in return helps us calculate the constants e_1 and e_2 . At source ($x=0$), the electrostatic potential,

$$\varphi(0) = V(0) + \frac{kT}{q} \ln\left(\frac{Q_s}{N_{DOS}}\right) \quad (3.21)$$

Where,

$$V(0) = V_s + V_{bi} \quad (3.22)$$

Here, V_{bi} is the source channel interface given by,

$$V_{bi} = \frac{kT}{q} \ln\left(\frac{Q_s N_A}{n_i^2}\right) \quad (3.23)$$

Q_s is the mobile electron density and N_{DOS} is the effective density of states. The relation between these two parameters is given by,

$$Q_s = \int_{E_c}^{\infty} DOS_{2D}(E) f(E - E_F) dE \approx N_{DOS} e^{\frac{q(\varphi - V)}{kT}} \quad (3.24)$$

For source and drain region, carrier concentration Q_s is given by the source and drain doping concentration. Thus the source and drain potential can be written as,

$$\varphi_s = \varphi(0) = V_s + V_{bi} + \frac{kT}{q} \ln\left(\frac{N_D}{N_{DOS}}\right) \quad (3.25)$$

$$\varphi_D = \varphi(L) = V_D + V_{bi} + \frac{kT}{q} \ln\left(\frac{N_D}{N_{DOS}}\right) \quad (3.26)$$

At $x=0$, Equation 3.20 becomes,

$$\varphi_s = \varphi(0) = e_1 + 2\gamma l^2 \quad (3.27)$$

At $x=L$, Equation 3.20 becomes,

$$\varphi_D = \varphi(L) = e_2 + 2\gamma l^2 \quad (3.28)$$

Thus the constants e_1 and e_2 can be calculated to be,

$$e_1 = \varphi_s - 2\gamma l^2 \quad (3.29)$$

$$e_2 = \varphi_D - 2\gamma l^2 \quad (3.30)$$

3.3 Calculation of Effective Density of States

Effective density of states for 2-D semiconductor materials is given by [36],

$$DOS_{2D} = \sum_i g_s g_i m_i^* / 2\pi \hbar^2 \quad (3.31)$$

Here,

g_s = spin degeneracy

g_i = valley degeneracy

m_i^* = effective mass of mobile carrier

\hbar = Reduced Plank's constant

i = valley index

Due to the relatively large DOS (in the order of $10^{14} \text{ eV}^{-1} \text{ cm}^{-2}$) of 2-D TMD materials, FETs based on them generally work on non-degenerate conditions. While considering spin degeneracy from the valleys, the second lowest valley is also considered since there are six such valleys in the first Brillouine zone and ΔE_c is only around $2kT$. Other valleys are too high to contribute and thus neglected in the calculation of effective density of states.

Considering the above effects, the effective density of states is calculated to be,

$$N_{DOS} = \frac{g_s g_1 m_1^* kT}{2\pi\hbar^2} + \frac{g_s g_2 m_2^* kT}{2\pi\hbar^2} e^{-\frac{\Delta E_c}{kT}} \quad (3.32)$$




Figure 3.2: E-k diagram of WSe₂ obtained from first principle DFT simulation in Quantum Espresso Software. The diagram shows lowest conduction valley at K-point. The nearest low point is between K and Gamma points. The energy difference between these two lowest valets is around 50 meV.

3.4 Drain Current Modeling

Carrier transport is governed by the drift-diffusion equation,

$$I_{ds}(x) = \mu(x)WQ_s \frac{dV(x)}{dx} \quad (3.33)$$

Here, $\mu(x)$ is the channel electron mobility.

For a 2-D TMD channel MOSFET, it is safe to assume that the drain current remains constant throughout the channel. The pristine TMD-oxide contact ensures that the gate leakage current remains negligible. So, we can write, $I_{ds}(x) = I_{ds}$. Also if we consider a

constant electron mobility throughout the channel, $\mu(x)$ can be approximated as μ_0 . Thus, Equation 3.33 can be modified as,

$$I_{ds} = \mu_0 W Q_s \frac{dV(x)}{dx} \quad (3.34)$$

Integrating Equation 3.34 with respect to x from x=0 to x=L we get,

$$\int_0^L I_{ds} dx = \mu_0 W \int_{x=0}^{x=L} Q_s dV(x) \quad (3.35)$$

We can change the limit of the integral in the right hand side by applying the source and drain voltages as limiting value for V.

$$I_{ds} = \mu_0 \frac{W}{L} \int_{V_s}^{V_D} Q_s dV \quad (3.36)$$

From Equation (3.24), we can write,

$$V = \varphi - \frac{kT}{q} \ln\left(\frac{Q_s}{N_{DOS}}\right) \quad (3.37)$$

From Equation (3.9) we can put the expression of charge density Q_s as,

$$V = \varphi - \frac{kT}{q} \ln\left(\frac{C_{tox}V'_{gt} + C_{box}V'_{gb} - (C_{tox} + C_{box})\varphi(x)}{N_{DOS}}\right) \quad (3.38)$$

Differentiating V with respect to potential φ ,

$$\frac{dV}{d\varphi} = 1 + \frac{kT}{q} \frac{\frac{(C_{tox} + C_{box})\varphi(x)}{N_{DOS}}}{\frac{C_{tox}V'_{gt} + C_{box}V'_{gb} - (C_{tox} + C_{box})\varphi(x)}{N_{DOS}}} \quad (3.39)$$

$$\frac{dV}{d\varphi} = 1 + \frac{kT}{q} \frac{(C_{tox} + C_{box})\varphi(x)}{C_{tox}V'_{gt} + C_{box}V'_{gb} - (C_{tox} + C_{box})\varphi(x)} \quad (3.40)$$

$$\frac{dV}{d\varphi} = 1 + \frac{kT}{q} \frac{(C_{tox} + C_{box})\varphi(x)}{Q_s} \quad (3.41)$$

Using this final expression of $\frac{dV}{d\varphi}$ we can rewrite Equation (3.36),

$$I_{ds} = \mu_0 \frac{W}{L} \int_{V_s}^{V_D} Q_s \frac{dV}{d\varphi} d\varphi \quad (3.42)$$

$$I_{ds} = \mu_0 \frac{W}{L} \int_{\varphi_s}^{\varphi_D} Q_s \left\{ 1 + \frac{kT}{q} \frac{(C_{tox} + C_{box})\varphi(x)}{Q_s} \right\} d\varphi \quad (3.43)$$

$$I_{ds} = \mu_0 \frac{W}{L} \int_{\varphi_s}^{\varphi_D} \left(Q_s + \frac{kT}{q} (C_{tox} + C_{box})\varphi \right) d\varphi \quad (3.44)$$

$$I_{ds} = \mu_0 \frac{W}{L} \int_{\varphi_s}^{\varphi_D} \left\{ C_{tox} V'_{gt} + C_{box} V'_{gb} - (C_{tox} + C_{box})\varphi + \frac{kT}{q} (C_{tox} + C_{box})\varphi \right\} d\varphi \quad (3.45)$$

$$I_{ds} = \mu_0 \frac{W}{L} \int_{\varphi_s}^{\varphi_D} \left\{ C_{tox} V'_{gt} + C_{box} V'_{gb} + \left(\frac{kT}{q} - 1 \right) (C_{tox} + C_{box})\varphi \right\} d\varphi \quad (3.46)$$

$$I_{ds} = \mu_0 \frac{W}{L} \left[(C_{tox} V'_{gt} + C_{box} V'_{gb}) (\varphi_D - \varphi_s) + \frac{kT - q}{2q} (C_{tox} + C_{box}) (\varphi_D^2 - \varphi_s^2) \right] \quad (3.47)$$

We have utilized the potential profile derived before, by replacing V with φ . With the known source voltage V_s and drain voltage V_D , the lower limit φ_s and upper limit φ_d can be obtained by applying Newton-Raphson's approximation. Equation (3.47) can be used as the final closed form expression for the drain current under all regions of operations.

3.4.1 Velocity Saturation Effect

In long channel devices, effects of lateral electric field on velocity saturation is negligible. Moreover, TMD materials have been found to exhibit a relatively high critical electric field. Thus the effect of velocity saturation does not play a significant role in long channel 2-D TMD devices. However, the prominent vertical electric field in 2-D channel shifts the charge centroid toward the dangling bonds of the gate dielectric, increasing scattering and thus reducing the mobility. A rigorous mobility model for 2D FETs is still not available.

Hence, we used an widely accepted model for Si-MOSFET and applied it for 2-D TMD channel FETs.

The new corrected mobility μ is,

$$\mu = \frac{\mu_0}{\sqrt{1 + \left(\frac{\mu_0}{Lv_{sat}} (\varphi_D - \varphi_S)\right)^2}} \quad (3.36)$$

In order to incorporate this velocity model in the drain current equation, we need to put it inside the integral instead of treating it as a constant.

$$\mu = \frac{\mu_0}{\sqrt{1 + \left(\frac{\mu_0}{Lv_{sat}} (\varphi_D - \varphi_S)\right)^2}} \quad (3.36)$$

This last step requires numerical calculation to properly find the drain current.

3.4.2 Interface Trap Effects

Trapping is a major issue in the realization of 2-D TMD devices. It is very important to include them to any compact model, otherwise the model can predict unrealistic high drain currents. The interface trap states occupied by electrons are as follows,

$$N_{trap} = \sum_i \frac{D_{trap,i}}{1 + e^{\frac{V - \varphi + E_{it}}{v}}} \quad (3.37)$$

Here, $D_{trap,i}$ and E_{it} are trap density and trap energy level calculated at i th subband. In order to incorporate this trap equation we need to modify carrier density function and subtract trap density for mobile carrier density.

Chapter 4

Results and Discussions

In this chapter, we present the validation of our model and its application in conducting a comprehensive study of the 2-D TMD channel MOSFET. Our model is validated against established numerical models and experimental results.

4.1 Validation of the Subthreshold Model

In order to verify the subthreshold model, transfer characteristics and output characteristics are calculated using the model and put into test against numerical simulations for both SOI and DG type structures. We have initially used MoS₂ as the channel material due to its promising features and applications in semiconductor industry. The device and physical parameters of the FET are $m=0.48m_0$, $\mu=300 \text{ cm}^2/\text{Vs}$, $\epsilon_{\text{ch}}=4.8\epsilon_{\text{ch}}$, and $T_{\text{ch}}=0.65 \text{ nm}$. Here m_0 is electron rest mass and ϵ_0 is vacuum permittivity. In later part of the work, we have used different channel materials and their properties will be noted when used. Channel length has been varied from 10 nm to 50 nm. 2nm thick HfO₂ and SiO₂ serve as the top and bottom gate oxides respectively. For SOI structure, bottom gate oxide is much thicker (90 nm).




Figure 4.1: I_{ds} vs. V_{gs} in subthreshold for 2D TMD channel MOSFET. $V_{ds}=0.5 \text{ V}$.

Figure 4.1 and 4.2 shows that our model is in good agreement with previously established numerical models for long channel devices. But in case of short channel devices, the renowned model proposed by Cao et al. deviates from actual value. This stems from an assumption during the establishment of the differential system in the beginning that the electric field in the oxides is along the vertical direction. In fact, electric field in the top and bottom oxides also has lateral component similar to that considered in the channel. The preassumption that electric field in the gate dielectric is vertical to the channel, is only valid when the channel is much thicker than the gate dielectric.




Figure 4.2: Comparison of our subthreshold model with models proposed in [5] and [6]. Our model is in perfect agreement with that of Taur et al. for both short and long channel devices. On the other hand, the model proposed by Cao et al. produces erroneous results for sub-30 nm devices. Subthreshold profile of the 10 nm device is extracted from long channel model in [5] using (11). Then it is used to model transfer characteristics for the 12 nm device. Bias was kept constant at $V_{ds}=0.5$ V.

Taur et al. have proposed a short channel model that can correctly produce device behavior in channel length well below 30 nm. However, their model has assumed a constant scale

length which is exactly double of gate oxide thickness. This constant value of scale length fails to consider other important factors like permittivity of channel and dielectric material, channel thickness, thus it fails to incorporate the effect of different oxide materials. Our analytical solution of scale length accounts for these device and physical parameters and is verified against numerical solution of Equation (2.2) for different oxide materials. It should be noted that the scale length exponentially decays for oxides with higher dielectric constant. This makes the deviation in Taur model less prominent in high-K materials. Since the scale length is a key parameter in determining the subthreshold current, lower accuracy in determining this will eventually lead to erroneous results.




Figure 4.3: Variation of scale length with the permittivity of oxide materials for $T_{ox} = 2$ nm. Taur et al. proposed a constant scale length of $2T_{ox}$ in all cases.

It should be noted that our subthreshold model is valid for $V_{GS} < \varphi_m - \chi$ and $L > 10$ nm. For higher gate voltages, velocity saturation model needs to be employed. On the other hand, when channel length is scaled down below 10 nm, the approximation in the calculation of subthreshold current yields erroneous results. For $L > 10$ nm, the constituents of the right hand side of Equation (2.11) produces a plateau-shaped distribution where the two halves of normal distribution have a rectangle in between. The width of this rectangle

varies linearly with channel length. However, for $L < 10$ nm the rectangle vanishes and a Gaussian curve of lower magnitude is formed. Figure 4.4 shows the Gaussian for sub-10 nm devices and the plateau shape for other channel lengths. The exponential functions are equally distant from each other since their channel lengths are equally distributed. This linear relation with channel length works as the basis of our analytical model, as it allows us to calculate the integral without involving numerical calculations.




Figure 4.4: Variation of $\exp(-N-R)$ from Equation (2.11) with channel length in constant bias condition ($V_{gs}=0.1V$ and $V_{ds}=0.5V$). In long channel devices, the width of the plateaus uniformly varies with channel length, while the magnitude remains same. In lower channel lengths the plateau shape is transformed into a Gaussian with lower magnitude.

One of the key features that distinguishes 2-D TMD channel MOSFETs from other transistors is its low subthreshold swing i.e. the inverse of the derivative of the subthreshold slope. Figure 4.5 demonstrates the subthreshold swing for TMD transistors. For long channel devices, SS is very close to its theoretical limit of 60 mV/dec. Although SS is considerably low for these long channel devices, it exponentially increases as channel One of the key features that distinguishes 2-D TMD channel MOSFETs from other transistors is its low subthreshold swing i.e. the inverse of the derivative of the subthreshold slope. Figure 4.5 demonstrates the subthreshold swing for TMD transistors. For long channel devices, SS is very close to its theoretical limit of 60 mV/dec. Although SS is considerably

low for these long channel devices, it exponentially increases as channel length comes below 15 nm. The model proposed by Cao et al. underestimates this variation of SS.




Figure 4.5: Variation of subthreshold swing with channel length.




Figure 4.6: Threshold voltage roll-off calculated from our model and the model proposed by Taur et al.

The V_t roll-off curve in figure 4.6 is obtained by taking a constant current value cut through the subthreshold transfer characteristics curve. It is apparent that the roll-off problem starts to appear in a channel length below 15 nm. Above this length, the little variation in threshold voltage is ignorable. However, this roll-off problem becomes very prominent for low drain voltage operation.

4.2 Validation of the All Region Compact Model

The proposed compact model is validated against numerically simulated results. The compact model shows excellent match of surface potential both at the source side (φ_s) and the drain side (φ_d) against numerical simulation data with respect to applied gate voltage and drain bias. The proposed drain current model is then compared to a long channel device. The devices in Figure 4.7 has top oxide thickness of 2 nm. HfO_2 is used as the top dielectric. Bottom oxide has thickness of 2 nm for DG MOSFET and a long thickness of 90 nm for the SOI MOSFET. In both cases, SiO_2 has been used as the bottom oxide material. Both figures demonstrate excellent agreement with simulation data. Non ideal effects like velocity saturation has not been considered in preparing figure 4.8. Same device topology was investigated by Cao et al. as well.




Figure 4.7: Output characteristics of an ideal 2D MOSFET in DG and SOI modes.

A real test of any realistic model is to quantitatively fit experimental results. Therefore, we validated our results with experimentally reported TMD materials-based nFET and pFET devices. We have found that the trap states play a very significant role in determining device performance in these devices. The physical parameters used in model verification are given in table 4.1.

Table 4.1: Physical Properties of TMD Materials

| Material | Bandgap (eV) | Effective Mass $(\frac{m_n}{m_0} / \frac{m_h}{m_0})$ | Dielectric Constant | Mobility (cm ² /Vs) |
|-------------------|-----------------|---|------------------------|-----------------------------------|
| MoS ₂ | 1.8 | 0.56/0.64 | 4.8 | 200 |
| MoTe ₂ | 1.10 | 0.64/0.78 | 8.0 | 9.5 |
| WSe ₂ | 1.62 | 0.35/0.46 | 4.5 | 10 |

The MoS₂-based nFET reported by Sachid et al. for a device with 2 μm channel length, 20 nm thick ZrO₂ front gate oxide, and 260 nm thick SiO₂ back oxide, is verified with the model and is shown in Figure 4.8 [41]. The transfer and output characteristics of mechanically exfoliated WSe₂ nFET with L_{ch} = 6.4 μm, t_{tox} = 17.5 nm (ZrO₂), and t_{box} = 270 nm (SiO₂) are used to compare with the model as well in Figure 4.9 [42]. In addition to the MoS₂ and WSe₂ nFETs, experimentally reported 1 μm channel length MoTe₂ nFET is also used to validate the model behavior (see Figure 4.10), where t_{tox} is 1 nm with dielectric value of 5 and bottom oxide is 285 nm thick SiO₂ [43]. In all the three nFET devices used in validation, the model accurately fits the experimental data for the transfer as well as the output characteristics. It should be noted that the model matched experimental results only after incorporating trap density in the drain current. This demonstrates the necessity of using interface trap models in the compact model design. All the experimental data are available for SOI structure. Back gate voltage V_{bg}=0 in all cases.




Figure 4.8: Drain current model behavior against the data of 2.0 μm long channel MoS₂ nFET experimental device reported by Sachid et al. (a) Output characteristics for V_{gs} = 0.4V to V_{gs} = 2 V. (b) Transfer characteristics for V_{ds} = 0.05 V (blue) and V_{ds} = 1 V (red).




Figure 4.9: Drain current model behavior against the data of 6.2 μm long channel WSe₂ nFET experimental device reported by Fang et al. (a) Output characteristics for V_{gs}=0.4 V to 1.2 V (b) Transfer characteristics for V_{ds}=0.05 V (blue) and V_{ds}= 1 V (red)




Figure 4.10: Drain current model behavior against the data of $1.0\ \mu\text{m}$ long channel MoTe₂ nFET experimental device reported by Xu et al. (a) Output characteristics for $V_{\text{gs}}=0.1$ to $V_{\text{gs}}=0.5\ \text{V}$ (b) Transfer characteristics for $V_{\text{ds}}=0.05\ \text{V}$ (blue) and $V_{\text{ds}}=1\ \text{V}$ (red)

The dashed line in the transfer characteristics exhibits the impact of traps on the device characteristics (threshold voltage, subthreshold slope, and ON current) and highlights the importance of including the trap effects in drain current. It should be noted that while mobility degradation affects the ON current, it does not alter the threshold voltage. However, traps have a direct and significant effect on threshold voltage. This increase in the threshold voltage also leads to reduction in the drain current with increasing trap states density. In addition, trap states also contribute to mobility degradation, on account of increased scattering. Thus, any realistic model should include the impact of the trap states on the threshold voltage and mobility. The output characteristics deviation from the long channel square law behavior specify the presence of the velocity saturation effect.




Figure 4.11: Drain current model behavior against the data of 6.2 μm long channel WSe₂ pFET experimental device reported by Sachid et al. Output characteristics for V_{gs} = -0.5 V to -1.5 V.

The developed model for the p-type FET is validated against the experimental data of WSe₂-based long channel ($L_g = 9.4 \mu\text{m}$) top-gated pFET at $V_{bg} = 0.0 \text{ V}$, as shown in Figure 4.11 [41]. The model efficiently captures the impact of the trap states on the threshold and in the drain current. The model also shows a good match for the output characteristics for the multiple values of the applied front gate voltage.

Chapter 5

Conclusion

This chapter summarizes the entire work and the limitations of our model. It also proposes some future developments that will help us evaluate the prospects of TMD channel MOSFETs in the post-Silicon era.

5.1 Summary

The compact analytical model developed in this work can play a significant role in ongoing research on 2-D TMD channel FETs. It will pave the way for a better understanding of these devices. Present models mostly concentrate on long channel devices and often include cumbersome numerical calculation. A complete analytical model that can specifically replicate the properties of short channel devices will definitely help the researchers. This urgency to have a robust, yet less complex model has motivated us in developing our model. We have first established a subthreshold model from the scale length equation. Since our model is primarily established on the concept of scale length, it is important to be able to calculate scale length with minimum room for error. This is why, we at first derived a cubic equation for scale length and later used that length in our subthreshold current equation.

We also deployed a new mathematical technique to calculate the integral of surface potential. This technique enables us to formulate a linear relation between channel length and the integral in the denominator of drift-diffusion equation in subthreshold. Previous models used numerical integration in this step.

Finally we derived an all-region model for drain current from surface potential. The results of our model are matched with reported experimental results. However, most experimental results are available for very long channel devices ($L=1-20\ \mu\text{m}$). We have verified our model with results from reported long channel devices. For short channel devices numerically calculated results are used for the verification of our model. Our model properly predicts device performance for channel lengths as small as 10 nm. At a lower

length quantum mechanical effects play a prominent role and demands more careful handling.

5.2 Limitations and Possible Future Developments

- Our subthreshold model fails for channel length less than 10 nm. In those lengths, the plateau shape of the exponential of potential function does not hold anymore. Rather a Gaussian shape is formed that requires a different approach to have an analytical solution. Both these approaches can be merged together to develop a rigorous model in the subthreshold region.
- We have approximated a linear relation between mobile carrier density and potential, which simplifies the model in a great deal. But as a trade-off, the model fails to produce correct result in ultrashort length devices.
- The model can better predict device performance if nonidealities can be incorporated properly. Although we implemented trap models and velocity saturation models, both were modified from that of Si MOSFET. By developing proper mobility degradation models for 2D TMD channel devices, we can expect better agreement among the model and experimental results.
- The quasi Fermi level is assumed to be linear in the derived analytical model. For higher drain voltage assuming a parabolic quasi Fermi level with respect to the channel dimension can provide better estimation of charge carriers at those voltages, although the computational complexity will increase greatly in that case.
- This compact model can be further developed to make circuit models for 2D TMD devices. These models would facilitate EDA tools.

References

- [1] Gordon E. Moore, “Progress In Digital Integrated Electronics,” *IEDM Tech. Dig.*, pp. 11–13, 1975.
- [2] F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, “Inversion: A new Transistor with device with Grea,” *IEEE Electron Device Lett.*, vol. L, no. 9, pp. 410–412, 1987.
- [3] K. S. Novoselov *et al.*, “Electric Field Effect in Atomically Thin Carbon Films,” *Source Sci. New Ser. Gene Expr. Genes Action*, vol. 306, no. 5696, pp. 183–191, 2007.
- [4] P. Miró, M. Audiffred, and T. Heine, “An atlas of two-dimensional materials,” *Chem. Soc. Rev.*, vol. 43, no. 18, pp. 6537–6554, 2014.
- [5] R. Mas-Ballesté, C. Gómez-Navarro, J. Gómez-Herrero, and F. Zamora, “2D materials: from graphene and beyond,” *Nanoscale*, vol. 3, no. 1, pp. 20–30, 2011.
- [6] K. F. Mak, C. Lee, J. Hone, J. Shan, and T. F. Heinz, “Atomically thin MoS₂: A new direct-gap semiconductor,” *Phys. Rev. Lett.*, vol. 105, no. 13, pp. 2–5, 2010.
- [7] W. Zhao, R. M. Ribeiro, and G. Eda, “Electronic Structure and Optical Signatures of Semiconducting Transition Metal Dichalcogenide Nanosheets,” 2014.
- [8] A. H. C. Neto, F. Guinea, N. M. R. Peres, K. S. Novoselov, and A. K. Geim, “The electronic properties of graphene,” vol. 81, no. March, 2007.
- [9] D. Bischoff *et al.*, “Localized charge carriers in graphene nanodevices,” *Appl. Phys. Rev.*, vol. 2, no. 3, 2015.
- [10] M. G. Ancona, “Electron transport in graphene from a diffusion-drift perspective,” *IEEE Trans. Electron Devices*, vol. 57, no. 3, pp. 681–689, 2010.
- [11] Y. Yoon, K. Ganapathi, and S. Salahuddin, “How good can monolayer MoS₂ transistors be?,” *Nano Lett.*, vol. 11, no. 9, pp. 3768–73, 2011.

- [12] H. Fang, S. Chuang, T. C. Chang, K. Takei, T. Takahashi, and A. Javey, “High-performance single layered WSe₂ p-FETs with chemically doped contacts,” *Nano Lett.*, vol. 12, no. 7, pp. 3788–3792, 2012.
- [13] S. Sutar, P. Agnihotri, E. Comfort, T. Taniguchi, K. Watanabe, and J. Ung Lee, “Reconfigurable p-n junction diodes and the photovoltaic effect in exfoliated MoS₂ films,” *Appl. Phys. Lett.*, vol. 104, no. 12, 2014.
- [14] H. Search *et al.*, “pte d M us pt,” pp. 0–31, 2017.
- [15] X. Huang, Z. Zeng, and H. Zhang, “Metal dichalcogenide nanosheets: preparation, properties and applications,” *Chem. Soc. Rev.*, vol. 42, no. 5, p. 1934, 2013.
- [16] M. Xu, T. Liang, M. Shi, and H. Chen, “Graphene-like two-dimensional materials.,” *Chem. Rev.*, vol. 113, no. 5, p. 3766, 2013.
- [17] J. A. Wilson and A. D. Yoffe, “The transition metal dichalcogenides discussion and interpretation of the observed optical, electrical and structural properties,” *Adv. Phys.*, vol. 18, no. 73, pp. 193–335, 1969.
- [18] D. Voiry, A. Mohite, and M. Chhowalla, “Phase engineering of transition metal dichalcogenides,” *Chem. Soc. Rev.*, vol. 44, no. 9, pp. 2702–2712, 2015.
- [19] Y. P. Venkata Subbaiah, K. J. Saji, and A. Tiwari, “Atomically Thin MoS₂: A Versatile Nongraphene 2D Material,” *Adv. Funct. Mater.*, vol. 26, no. 13, pp. 2046–2069, 2016.
- [20] K. Dolui, C. Das Pemmaraju, and S. Sanvito, “Electric field effects on armchair MoS₂ nanoribbons,” *ACS Nano*, vol. 6, no. 6, pp. 4823–4834, 2012.
- [21] S. Kim *et al.*, “High-mobility and low-power thin-film transistors based on multilayer MoS₂ crystals,” *Nat. Commun.*, vol. 3, p. 1011, 2012.
- [22] M. O. Li, R. Yan, D. Jena, H. G. Xing, A. D. Structure, and W. Principle, “Two-dimensional Heterojunction Interlayer Tunnel FET (Thin-TFET): From Theory to Applications,” pp. 504–507, 2016.
- [23] M. O. Li, D. Esseni, J. J. Nahas, D. Jena, and H. G. Xing, “Two-Dimensional

- Heterojunction Interlayer Tunneling Field Effect Transistors (Thin-TFETs),” vol. 3, no. 3, 2015.
- [24] T. Roy, M. Tosun, M. Hettick, G. H. Ahn, C. Hu, and A. Javey, “2D-2D tunneling field-effect transistors using $WSe_2/SnSe_2$ heterostructures,” *Appl. Phys. Lett.*, vol. 108, no. 8, p. 83111, 2016.
- [25] M. Chhowalla, D. Jena, and H. Zhang, “Two-dimensional semiconductors for transistors,” *Nat. Rev. Mater.*, vol. 1, no. 11, pp. 1–15, 2016.
- [26] A. Kuc, N. Zibouche, and T. Heine, “How does quantum confinement influence the electronic structure of transition metal sulfides TmS_2 ,” vol. 245213, no. April, pp. 1–4, 2011.
- [27] K. S. Novoselov *et al.*, “Two-dimensional atomic crystals,” *Proc. Natl. Acad. Sci.*, vol. 102, no. 30, pp. 10451–10453, 2005.
- [28] T. Mos, S. Ghatak, A. N. Pal, and A. Ghosh, “Nature of Electronic States in Atomically,” *ACS Nano*, vol. 5, no. 10, pp. 7707–7712, 2011.
- [29] R. Fivaz and E. Mooser, “Mobility of charge carriers in semiconducting layer structures,” *Phys. Rev.*, vol. 163, no. 3, pp. 743–755, 1967.
- [30] H. Schmidt, F. Giustiniano, and G. Eda, “Electronic transport properties of transition metal dichalcogenide field-effect devices: surface and interface effects,” *Chem. Soc. Rev.*, vol. 44, no. 21, pp. 7715–7736, 2015.
- [31] N. Maand and D. Jena, “Carrier statistics and quantum capacitance effects on mobility extraction in two-dimensional crystal semiconductor field-effect transistors,” *2D Mater.*, vol. 2, no. 1, p. 15003, 2015.
- [32] S. V. Suryavanshi and E. Pop, “S2DS: Physics-based compact model for circuit simulation of two-dimensional semiconductor devices including non-idealities,” *J. Appl. Phys.*, vol. 120, no. 22, 2016.
- [33] D. Jiménez, “Drift-diffusion model for single layer transition metal dichalcogenide field-effect transistors,” *Appl. Phys. Lett.*, vol. 101, no. 24, 2012.

- [34] W. X. You and P. Su, "A Compact Subthreshold Model for Short-Channel Monolayer Transition Metal Dichalcogenide Field-Effect Transistors," *IEEE Trans. Electron Devices*, vol. 63, no. 7, pp. 2971–2974, 2016.
- [35] Y. Taur, J. Wu, and J. Min, "A short-channel 1-V model for 2-D MOSFETs," *IEEE Trans. Electron Devices*, vol. 63, no. 6, pp. 1–6, 2016.
- [36] W. Cao, J. Kang, W. Liu, and K. Banerjee, "A compact current-voltage model for 2D semiconductor based field-effect transistors considering interface traps, mobility degradation, and inefficient doping effect," *IEEE Trans. Electron Devices*, vol. 61, no. 12, pp. 4282–4290, 2014.
- [37] Saeed Uz Zaman Khan and Quazi D. M. Khosru, "Quantum Mechanical Electrostatics and Transport Simulation and Performance Evaluation of Short Channel Monolayer WSe₂ Field Effect Transistor," *ECS Trans.*, vol. 66, no. 14, pp. 245–254, 2015.
- [38] S. M. Islam *et al.*, "Deep-UV emission at 219 nm from ultrathin MBE GaN/AlN quantum heterostructures," *Appl. Phys. Lett.*, vol. 111, no. 9, 2017.
- [39] X. Liang and Y. Taur, "A 2-D analytical solution for SCEs in DG MOSFETs," *IEEE Trans. Electron Devices*, vol. 51, no. 9, pp. 1385–1391, 2004.
- [40] D. J. Frank, Y. Taur, and H. S. P. Wong, "Generalized scale length for two-dimensional effects in MOSFET's," *IEEE Electron Device Lett.*, vol. 19, no. 10, pp. 385–387, 1998.
- [41] H. Tian *et al.*, "Novel field-effect schottky barrier transistors based on graphene-MoS₂ heterojunctions," *Sci. Rep.*, vol. 4, pp. 1–9, 2014.
- [42] A. B. Sachid *et al.*, "Monolithic 3D CMOS Using Layered Semiconductors," *Adv. Mater.*, vol. 28, no. 13, pp. 2547–2554, 2016.
- [43] H. Xu, S. Fathipour, E. W. Kinder, A. C. Seabaugh, and S. K. Fullerton-Shirey, "Reconfigurable Ion Gating of 2H-MoTe₂ Field-Effect Transistors Using Poly(ethylene oxide)-CsClO₄ Solid Polymer Electrolyte," *ACS Nano*, vol. 9, no. 5, pp. 4900–4910, 2015.

