MODELING OF DRAIN CURRENT FOR GRAPHENE CHANNEL G⁴FET AND GATE-ALL-AROUND MOSFET

A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical and Electronic Engineering

by

Md. Rakibul Alam

Student No: 1015062260F



Department of Electrical and Electronic Engineering Bangladesh University of Engineering and Technology

December 2018

Approval

The thesis titled "MODELING OF DRAIN CURRENT FOR GRAPHENE CHANNEL G4FET AND GATE-ALL-AROUND MOSFET" submitted by Md. Rakibul Alam, Student No: 1015062260 F, Session: October 2015, has been accepted as satisfactory in partial fulfillment of the requirements for the degree of Master of Science in Electrical and Electronic Engineering on December 2018.

Board of Examiners

1. Suzuz \$33uz	
Hamidur Rahman	- Chairman
Associate Professor	(Supervisor)
Department of Electrical and Electronic Engineering	(Supervisor)
Bangladesh University of Engineering and Technology	
Dhaka – 1000, Bangladesh.	
2. Sefgyfra	
Dr. Md. Shafiqul Islam	Member
Professor and Head	(Ex officio)
Department of Electrical and Electronic Engineering	A CONTRACTOR OF THE PARTY
Bangladesh University of Engineering and Technology	
Dhaka – 1000, Bangladesh.	
3. Dr. Md. Kawsar Alam Associate Professor Department of Electrical and Electronic Engineering Bangladesh University of Engineering and Technology Dhaka – 1000, Bangladesh.	Member
4. Dr. Mohammad Mojammel Al Hakim Professor & Chairperson Department of Electrical and Electronic Engineering	Member (External)
East West University	

Dhaka, Bangladesh.

Declaration

It is hereby declared that this thesis or any part of it has not been submitted elsewhere for the
award of any degree or diploma.
Signature of the Candidate
(Md. Rakibul Alam)

To my beloved family

Acknowledgment

All praise goes to the Almighty for giving me the patience and drive required to complete my M.Sc. research and finish the dissertation in due time.

I would begin by heartily thanking my thesis supervisor Hamidur Rahman, Associate Professor, Department of Electrical and Electronic Engineering (EEE), Bangladesh University of Engineering and Technology (BUET), for his generous help, edifying suggestions and well-definedguidance throughout the thesis work. I feel grateful to him for giving mesufficient freedom and having faith in my capabilities, which made the research work very much enjoyable for me. His passion and dedication to academic research has motivated me to push my boundaries harder and excel at my research work, which I believe will inspire me to be a better researcher in future days to come.

I want to express my gratitude to Tyafur Rahman Pathan, Lecturer, Department of Electrical and Electronic Engineering (EEE), Green University, Bangladesh, for his kind help with the discussion on MOSFET and COMSOL with MATLAB. I also want to thank Shafat Jahangir, PhD student, Graduate Research Assistant, Department of Electrical Engineering and Computer Science (EECS), University of Michigan, for his sincere help on G⁴FET.

I would like to thank my family anddedicate my thesis to them. They have been the encouragement behind my every successful endeavor. This thesis work is not an exception and this would not have been completed without their constant support and inspiration.

Finally, I put forward my humble gratitude to all my colleagues, friends and well-wishersfor their help, support and words of encouragement during my research work.

Abstract

The structure of Graphene channel Four Gate Field Effect Transistor (G⁴-FET) and Gate-All-Around (GAA) MOSFET have been developed in 3D ATLAS simulator of SILVACO in this thesis. Drain current of Graphene channel G⁴-FET and GAA MOSFET are calculated and compared in this study. The performance of the deviceshas also been investigated in this article. An optimized structure is designed for the performance matrix such as threshold voltage, Subthreshold Swing (SS), Drain Induced Barrier Lowering (DIBL), transconductance etc. and the results are compared with existing FET structure in this paper.

Table of Contents

Aı	prov	alError! Bookmark not	defined.
De	clara	tion	i
A	know	eledgment	iv
Al	strac	t	v
Ta	ble of	f Contents	vi
		Figures	
		Abbreviations	
Li	st of S	Symbols	ix
1	In	troductiontroduction	1
2	1.1 1.2 1.3 St 1	Literature Review Thesis Objectives Thesis Organization ructure and Device Dimension of G ⁴ -FET and GAA MOSFET and	6 6
M		•••••••••••••••••••••••••••••••••••••••	
3	2.1 2.2 Re	Structure and Device Dimension of G ⁴ -FET and GAA MOSFET Solving Method	11
	3.1 3.2 3.3	Current-Voltage Characteristics Threshold Voltage Subthreshold Swing (SS) / Subthreshold Slope (SS)	12 14 16
4	3.4 3.5 Co	Drain Induced Barrier Lowering (DIBL)	18
	4.1 4.2	Summary Suggestions for Future Work	21
Re	eferen	ces	22
Αı	ppend	ix A	25

List of Figures

Figure 2.1 (a) n-Graphene channel G ⁴ -FET structure (b) Cross-section of n-Graphene
channel G ⁴ -FET
Figure 2.2 (a) n-Graphene channel cubical GAA MOSFET structure (b) Cross-section
of n-Graphene channel cubical GAA MOSFET
Figure 2.3 (a) n-Graphene channel cylindrical GAA MOSFET structure (b) Cross-
section of n-Graphene channel cylindrical GAA MOSFET 10
Figure 3.1 Drain Current vs Drain Voltage at V_g = 0V, 0.2V 0.4V, 0.6V, 0.8V, 1V
(a) for n-Graphene channel G ⁴ -FET, (b) for n-Graphene channel cubical GAA
MOSFET, (c) for n-Graphene channel cylindrical GAA MOSFET
Figure 3.2 Threshold voltage calculation at $V_d = 0.1 \text{ V}$ and $V_d = 0.8 \text{ V}$ (a) for n-
Graphene channel G ⁴ -FET, (b) for n-Graphene channel cubical GAA
MOSFET, (c) for n-Graphene channel cylindrical GAA MOSFET 15
Figure 3.3 Subthreshold Swing calculation at $V_d = 0.1 \text{ V}$ and $V_d = 0.8 \text{ V}$ (a) for n-
Graphene channel G ⁴ -FET, (b) for n-Graphene channel cubical GAA
MOSFET, (c) for n-Graphene channel cylindrical GAA MOSFET 17
Figure 3.4 Transconductance at $V_d = 0.1 \text{ V}$ and $V_d = 0.8 \text{ V}$ (a) for n-Graphene
channel G ⁴ -FET, (b) for n-Graphene channel cubical GAA MOSFET, (c) for
n-Graphene channel cylindrical GAA MOSFET

List of Abbreviations

FET Field-effect transistor

MOSFET MetalOxideSemiconductor FieldEffect Transistor

G⁴-FET Four Gate Field Effect Transistor

GAA Gate-All-Around

SS Subthreshold Swing

DIBL Drain Induced Barrier Lowering

BJT Bipolar junction transistor

SOI Silicon on insulator

DGMOSFET Double Gate MOSFET

GAA-CNFET GAA Carbon Nanotube FET

CGAA Cylindrical GAA

DAA Depletion-all around

List of Symbols

 N_A Doping density of junction gate

 N_D Channel doping density

 ϵ_0 Permittivity of free space

 \in_r Relative permittivity

 $E_g \qquad \qquad Bandgap$

μ_n Electron Mobility

 $\mu_p \qquad \qquad \text{Hole Mobility}$

Chapter 1

Introduction

Transistors are the main components of all modern electronic devices [1]. In 1950's Transistor began to replace vacuum tubes and produced the integrated circuit and microprocessor which is the heart of semiconductor industry [2]. On 10 December 1956 Shockley, Bardeen and Brattain were awarded the Nobel Prize in physics for "investigations on semiconductors and the discovery of the transistor effect" [2]. Bipolar junction transistor (BJT) was invented by W.B. Shockley at the Bell Telephone Laboratories in 1948 [3]. Development of the Nanoelectronics technology replaced BJT by MetalOxide Semiconductor Field Effect Transistor (MOSFET) which was invented in 1960's [4].

The planar bulk-silicon MOSFET has been used in the semiconductor industry over the last 40 years. The scaling of bulk MOSFETs became increasingly difficult for gate lengths below 32nm[4]. Partially depleted Silicon on insulator (SOI) MOSFET and fully depleted SOI MOSFET has a layered silicon-insulator-silicon substrate instead of conventional silicon substrates to reduce parasitic device capacitance to improve circuit performance[4].

The SOI technology has the possibility of having more than one gate for eachtransistor due to the presence of two oxide layers. Because of the twooxide layers, the number of gates can be extended to four for SOI technology with twojunction gates in addition to the two oxide gates.

Double Gate MOSFET (DGMOSFET) with two oxide gates utilizes the two oxide layers as independent gates to control conduction channel. The transistor with four gates is called a Four Gate Field Effect Transistor (G⁴FET) which is introduced in 2002 [5]. Gate-All-Around (GAA) MOSFET is a device which is developed toprovide high performances such as high on-off current ratio, reduced delayand short channel effect, lower Drain Induced Barrier Lowering (DIBL) etc. It has a good future scopeto be used in the ultra-scale integration.

The International Roadmap for Semiconductors industryshows an evolution from bulk to silicon-on-insulator (SOI) and then to multiple-gate MOSFET for high-performance digital

integrated circuits[6]. The continuous scaling of Gate-All-Around (GAA) silicon nanowire Field Effect Transistor (FET) [7], [8] shows better control of short channel effect over other structures [9] due to their gate controllability, low leakage, high on-off ratio and carrier transport property [10].

1.1 Literature Review

- Z. Chen *et al.* [11] discusses the fabrication process and device measurements of GAA Carbon Nanotube FET (GAA-CNFET) with an Ω shaped model. They also comment about how much charges in the gate oxide are responsible for the nonideal device performance.
- S. Garget al. [12] claims the calculation of threshold voltage using center potential and the calculation of the effect of device parameters on threshold voltage of cylindrical GAA MOSFET.
- T. K. Sachdeva*et al.* [13] analyzes the electrical characteristics of cylindrical GAA (CGAA) MOSFET at 50nm channel length (Lg) and 10nm channel thickness (t_{si}). Various electrical characteristics such as ON current (I_{ON}), subthreshold leakage current (I_{OFF}), the threshold voltage (V_{th}), DIBL are calculated and analyzed at various device design parameters.
- K. P. Pradhan *et al.* [14] proposes an analytical threshold voltage model for a cylindrical gate-allaround (CGAA) MOSFET by solving the 2-D Poisson"s equation in the cylindrical coordinate system. They claim that the calculation of threshold voltage using center potential is more accurate rather than the calculation from surface potential.

Saeed *et al.* [15] proposes an analytical model to calculate gate capacitance and drain current of rectangular GAA nanowire MOSFET with group III-V channel ($In_{0.53}Ga_{0.47}As$). Using the proposed model for gate capacitance in strong inversion region and drain current together with semi-numerical ballistic MOSFET model, the performance of $In_{0.53}Ga_{0.47}As$ with channel doping density of 2×10^{16} cm⁻³ GAA MOSFET is examined.

K. S.Kiran*et al.*[16] analyzes a 3-D model of GAA MOSFET with different gate materials of group III-V (InGaAs, GaAs, InP) and studies electrical characteristics of GAA MOSFETs.

- S. Jahangir*et al.* [17],[18],[19]discusses about the effect of gate bias on the location and size of the conducting channel in depletion-all around (DAA) operation of SOI four-gate transistor (G⁴-FET). They develop a numerical model for solving 2-D Poisson-Schrödinger equation in depletion-all-around (DAA) operation of n-channel four gate transistor (G⁴FET) by finite element method. They calculate the Ballistic drain current by mode-space approach using modified Tsu-Esaki equation. They also observe the effect of multiple gate bias on current-voltage characteristics.
- S. Sayed *et al.* [20], [21]develops an analytical model to determine the 3-D potential distribution of a fully-depleted silicon-on-insulator (SOI) four-gate transistor (G⁴-FET). Using these assumptions and an analytical model to determine the 3-D potential distribution and correlated with the four gates of the device and shows excellent agreement with the charge variation along the channel.
- F. S. Snigdha *et al.* [22] discusses the conformal mapping technique which is used to model potential distribution of SOI four gate transistor in sub threshold region. They also investigate the potential variation between the MOS gates and junction gates for different structural parameters.
- S. Sayed *et al.* [23] develops amathematical model to determine the 3-D potential distribution of a fully-depleted SOIp-channel G⁴-FET. Using this model, surface potential is studied by changing various parameters and gate voltages. They also investigate the potential variation between the MOS gates for different parameters.
- J. Y. Songet al. [24]designs gate-all-around (GAA) MOSFETs. Theyoptimize and compare with that of double-gate MOSFETs. They discuss the optimal ratio of the fin width to the gate length and investigate short-channel effects of GAA MOSFETs. Using three dimensional simulations, they confirm that short-channel effects are properly suppressed although the fin width is the same as the gate length in GAA MOSFETs. Finally, they compare cubical channel GAA MOSFETs with cylindrical-channel.
- H. A. E. Hamid *et al.* [25] develops an analytical model for the calculation of the threshold voltage, subthreshold swing and drain-induced barrier lowering(DIBL) of undoped

cylindrical GAA MOSFETs based on an analytical solution of 2-D Poisson"sequation (in cylindrical coordinates) in which the mobile chargeterm has been included. Using this model, they investigate threshold voltage,DIBL and subthreshold swing sensitivities to channel length and channel thickness.

B. Debnath *et al.* [26] develops a simulation model for SOI G⁴-FET by Silvaco/Atlas 3-D simulator which incorporates non-ideal effects like concentration dependent mobility, Shockley-Read-Hall recombination, Auger recombination, bandgapnarrowing effect. Using this model, they measure the different parameters for different biasing conditions.

M. S. Islam *et al.* [27] studies an analytical model for SOI G^4 -FET by Silvaco/Atlas 3-D simulator to calculate the threshold voltage. They also investigate the threshold voltage sensitivity on channel lengthvariation by controlling device width (W) and siliconlayer thickness (t_{si}).

A. F. M. S. Haq *et al.* [28] studies a numerical model for thin film SOI p-channel G⁴-FET by Silvaco/Atlas 3-D simulator to calculate the potential distribution. They observe the performance of varying different parameters like length, width, silicon thickness and gate biasing between lateraljunction gates and between top and bottom gates.

S. L. Noor *et al.* [29] develops a three dimensional model of SOI p-channel fourgate transistor using device simulator Silvaco/ATLAS. They investigate the threshold voltage for the device fordifferent biasing condition at the four gates and different physical parameter like channel length. They also compare the results from the analytical model of threshold voltage ofn-channel four gate transistor to find out whether the analytical model works for p-channel G^4 -FET.

H. Mohammadi *et al.* [30]evaluates the drainbreakdown voltage of n-channel FD-SOI fourgate MOSFETs using three dimensional solution ofPoisson"s equation with proper boundary conditions for thesurface potential and electrical field distribution. This model can predict the drain breakdown voltage versus biasconditions and device parameters including silicon film thickness,oxide layer thickness and channel doping concentration.

S.Sayed *et al.* [31] develops a mathematical model to determine thesubthreshold swing of thin-film fully depleted SOI four-gate transistors using 2-DPoisson's equation to calculate the potential distribution. They investigate the subthreshold swing which is a strong function of back-surface charge condition and dependon structural parameters of the device.

K. Akarvardar *et al.* [32] introduces the fully-depleted version of the SOI four-gate transistor and its characteristics are systematically investigated. They provide a very efficient control of the front-channel conduction parameters such as threshold voltage, subthresholdswing and transconductance by the junction-gates regardless the device width.

K. Akarvardar *et al.* [33] develops a model of SOI G⁴-FET to calculate the potential and threshold voltage by solving 2D Poisson"s equation. Using this model, they calculate the surface potential and threshold voltage as a function of the lateral gate bias and for all possible charge conditions.

S. Sayed *et al.* [34] proposes a model to analyze the transistor characteristics of fully depleted SOI four gatefield effect transistors by solving 2-D Poisson"s equation. This model is used for the calculation of surface potential and charge densities as a function of all gate biases.

K. Akarvardar *et al.* [35] introduces the depletion-all-around (DAA) SOI G⁴-FET. They investigate the drain current, threshold voltage,DIBL, transconductance, carrier mobility and subthreshold swing.

B. Jena *et al.* [36] analyzes the sensitivity of process parameters such as channel length, channel thickness and gate work function on various performance metrics of an undoped cylindrical GAA MOSFET. They investigate the electrical characteristics as well as the analog/RFperformances of undoped GAA MOSFET through device simulator.

M. Khaouani*et al.* [37] studies a numerical model of a square structure with single channel compared to a structure with 4 channels in order to highlight the impact of channel number on the device"s DC parameters like as drain current, DIBL, on-off current ratio and threshold voltage.

M. Kumar *et al.* [38] develops a model of Dual Material Gate(DMG) Schottky-Barrier (SB) Source/Drain (S/D) GAA MOSFET with conventional DMG-GAA having doped S/D MOSFET and DMG Junctionless GAAMOSFET. They investigate the RF/Analog performance such as transconductance, intrinsic gain, cut-off frequency, and on-off current ratiousing ATLAS-3D DeviceSimulator.

From the literature review, no reports have been made so far about Graphene being used as the channel for G⁴-FET and GAA MOSFET. Graphene which has lower relative permittivity and very higher mobility than silicon can be used as the channel of G⁴-FET and GAA MOSFET in an effort to increase the potential distribution and drain current.

1.2 Thesis Objectives

The objectives of this work are:

- a. To develop a quantum mechanical numerical model for finding potential distribution and carrier density for G⁴-FET and GAA MOSFET with Graphene as the channel.
- b. To determine the current-voltage characteristics.
- c. To design an optimized structure for the performance matrix such as transconductance, threshold voltage, Subthreshold Swing (SS), Drain Induced Barrier Lowering (DIBL), on-off current ratio etc.and compare the results with existing FET structure.

1.3 Thesis Organization

The entire thesis is organized into four chapters. Chapter 1 briefly discusses about the revolution of MOSFET, literature review and objectives of the thesis. Chapter 2 discusses about the structure and device dimension of G⁴FET and GAA MOSFET and also discusses about the solving method. Chapter 3 shows the simulation results and explains different observations and compares with existing FET structure. Finally, conclusion of this work with future works are presented in chapter 4.

Chapter 2

Structure and Device Dimension of G⁴-FET and GAA MOSFET and Solving Method

This chapter discusses about the structure and device dimension of G⁴-FET and GAA MOSFET and solving method.

2.1 Structure and Device Dimension of G⁴-FET and GAA MOSFET

The G⁴-FET is a double gate MOSFET consisting oftwo lateral junction-gates (Junction Gate 1 and Junction Gate 2). It has a lateral double-gate MOS consisting of two vertical MOS gates (top-gate and back-gate). Under appropriate gate bias voltages, the performance and properties of the device are affected by the presence of inversion layers under MOS gates because the junction gates are interconnected through the channel. There are two types of structure of GAA MOSFET: rectangular and cylindrical. InGAA MOSFETs, the gate oxide and the gate electrodes wrap around the channel region. In this paper, multi-layer Graphene is used as the channel in G⁴-FET and GAA MOSFET. I_D flows through the Graphene and the conducting channel surrounded by depletion regions.

In G⁴-FET device structure (Figure 2.1) considered in this thesis, the channel width and channel thickness are 10 nm, gate oxide and buried oxide thickness are 1.3 nm, top and bottom gate thickness are 10 nm. The doping density of junction gate is $N_A = 1 \times 10^{20} \, cm^{-3}$ and the channel doping density is $N_D = 1 \times 10^{17} \, cm^{-3}$.




Figure 2.1(a) n-Graphene channel G⁴-FET structure (b) Cross-section of n-Graphene channel G⁴-FET

In cubical GAA MOSFET (Figure 2.2) considered in this thesis, the channel width and channel thickness are taken as 10 nm, surrounding gate oxide thickness is 1.3 nm and surrounding gate thickness is 10 nm.




Figure 2.2(a) n-Graphene channel cubical GAA MOSFET structure (b) Cross-section of n-Graphene channel cubical GAA MOSFET

In cylindrical GAA MOSFET (Figure 2.3) considered in the dissertation, the channel diameter is 10 nm, surrounding gate oxide thickness is 1.3 nm and surrounding gate thickness is 10 nm.




Figure 2.3(a) n-Graphene channel cylindrical GAA MOSFET structure (b) Cross-section of n-Graphene channel cylindrical GAA MOSFET

In all the three structures, the gate oxide thickness and gate thicknesses are the same and the other dimensions are comparable to make the analyses on the same footing. For example, the channel diameter of cylindrical GAA MOSFET, the channel width and the thickness of cubical GAA MOSFET and the channel width of G⁴-FET device structure are all 10 nm.

Table 2.1 Device Dimension of G⁴-FET and GAA MOSFET

Device parameters	G ⁴ -FET	Cubical GAA MOSFET	Cylindrical GAA MOSFET
Channel length	30 nm	30 nm	30 nm
Channel width/ Channel diameter	10 nm	10 nm	10 nm
Channel height/ Channel diameter	10 nm	10 nm	10 nm
Gate oxide thickness/ surrounding gate oxide thickness	1.3 nm	1.3 nm	1.3 nm
Buried oxide thickness	1.3 nm	-	-
Top gate thickness/ surrounding gate thickness	10 nm	10 nm	10 nm
Bottom gate thickness	10 nm	-	-
Junction gates width	20 nm	-	-
Doping density of junction gates (p ⁺)	$1 \times 10^{20} \text{cm}^{-3}$	-	-
Channel doping density (n)	$1 \times 10^{17} \text{cm}^{-3}$	$1 \times 10^{17} \text{cm}^{-3}$	$1 \times 10^{17} \text{cm}^{-3}$
doping density of drain and source (n ⁺)	$1 \times 10^{20} \text{cm}^{-3}$	$1 \times 10^{20} \text{cm}^{-3}$	$1 \times 10^{20} \text{cm}^{-3}$

2.2 Solving Method

G⁴-FET and GAA MOSFET are analysed for characteristics curve using 3D ATLAS simulator of SILVACO. Various models have been used to perform analysis in ATLAS. Shockley-Read-Hall (SRH) model is used for recombination and Lombardi model (CVT) is used for carrier mobility. The multi-layer Graphene which is used as channel is not included in the library of SILVACO. So a material is declared as Graphene and defined the parameters of Graphene. Table 2.2 shows the parameters of Graphene which are used for this work.

Table 2.2Material Parameters of Graphene

Parameters	Bandgap,	Permittivity	Electron Mobility,	Hole Mobility,	Affinity
	E _g (eV)		$\mu_{\rm n} ({\rm cm}^2/{\rm V}{\text -}{\rm s})$	$\mu_{\rm p}~({\rm cm}^2/{\rm V}\text{-s})$	(kg/mole)
Value	0.5	25	10000	10000	4.248


Chapter 3


Results and Discussions

In this chapter, simulation results are shown and the different observations are explained using 3D SILVACO/ATLAS and compared with existing FET structure.

3.1 Current-Voltage Characteristics

Figure 3.1shows the drain current for n-Graphene channel G⁴-FET and GAA MOSFET. Drain current increases due to increasing gate bias voltages.








Figure 3.1Drain Current vs Drain Voltage at $V_g = 0V$, 0.2V 0.4V, 0.6V, 0.8V, 1V (a) for n-Graphene channel G^4 -FET, (b) for n-Graphene channel cubical GAA MOSFET, (c) for n-Graphene channel cylindrical GAA MOSFET


Table 3.1 shows the comparison of maximum Drain current between G^4 -FET and GAA MOSFET at $V_g = 0.2V$. Drain current of n-Graphene channel cubical GAA MOSFET is larger than other two structures.


Table 3.1 Comparison of maximum Drain current between G⁴-FET and GAA MOSFET

Properties	n-Graphene channel G ⁴ -FET	n-Graphene channel cubical GAA MOSFET	n-Graphene channel cylindrical GAA MOSFET
Maximum Drain Current at V_g = 0.2 V	2.76 μΑ	23.51 μΑ	22.80 μΑ

3.2 Threshold Voltage

Figure 3.2shows the calculation of threshold voltage for n-Graphene channel G⁴-FET and GAA MOSFET for different drain voltages. Table 3.2 shows the values of the threshold voltage. The threshold voltage decreases with increasing drain voltage.









Figure 3.2Threshold voltage calculation at $V_d = 0.1 \text{ V}$ and $V_d = 0.8 \text{ V}$ (a) for n-Graphene channel G⁴-FET, (b) for n-Graphene channel cubical GAA MOSFET, (c) for n-Graphene channel cylindrical GAA MOSFET


Table 3.2 Comparison of threshold voltage between G⁴-FET and GAA MOSFET

Properties		n-Graphene channel G ⁴ - FET	n-Graphene channel cubical GAA MOSFET	n-Graphene channel cylindrical GAA MOSFET
Threshold voltages,	$V_d = 0.1 V$	-0.1378 V	-0.1295 V	-0.1520 V
V_th	V_d = 0.8 V	-0.1396 V	-0.1456 V	-0.1660 V

3.3 Subthreshold Swing (SS) / Subthreshold Slope (SS)

Figure 3.3shows the calculation of Subthreshold Swing (SS) from the slope of $log_{10}(I_D) - V_g$ curve for n-Graphene channel G⁴-FET and GAA MOSFET for different drain voltages. Table 3.3shows the values of the Subthreshold Swing.








Figure 3.3Subthreshold Swing calculation at $V_d = 0.1 \text{ V}$ and $V_d = 0.8 \text{ V}$ (a) for n-Graphene channel G⁴-FET, (b) for n-Graphene channel cubical GAA MOSFET, (c) for n-Graphene channel cylindrical GAA MOSFET

Table 3.3 Comparison of Subthreshold Swing between G⁴-FET and GAA MOSFET

Properties	n-Graphene channel G ⁴ -FET	n-Graphene channel cubical GAA MOSFET	n-Graphene channel cylindrical GAA MOSFET
Subthreshold Swing (SS) at V_d = 0.1 V	193.94 mV/dec	65.35 mV/dec	73.19 mV/dec

3.4 Drain Induced Barrier Lowering (DIBL)


From Figure 3.2, DIBL is calculated from $log_{10}(I_D) - V_g$ curve for n-Graphene channel G⁴-FET and GAA MOSFET. DIBL is measured as $\frac{\Delta V_{-}th}{\Delta V_{-}d}$. Table 3.4 shows the values of the DIBL.


Table 3.4 Comparison of DIBL between G⁴-FET and GAA MOSFET

Properties	n-Graphene channel G ⁴ -FET	n-Graphene channel cubical GAA MOSFET	n-Graphene channel cylindrical GAA MOSFET
DIBL (V_d = 0.1 V, 0.8 V)	2.47 mV/V	22.99 mV/V	20.04 mV/V

3.5 Transconductance

Figure 3.4 shows the transconductance for n-Graphene channel G⁴-FET and GAA MOSFET for different drain voltages. Table 3.5 shows the maximum values of the transconductance.








Figure 3.4Transconductance at $V_d = 0.1 \text{ V}$ and $V_d = 0.8 \text{ V}$ (a) for n-Graphene channel G⁴-FET, (b) for n-Graphene channel cubical GAA MOSFET, (c) for n-Graphene channel cylindrical GAA MOSFET

Table 3.5 Comparison of transconductance between G⁴-FET and GAA MOSFET

Properties		n-Graphene channel G ⁴ - FET	n-Graphene channel cubical GAA MOSFET	n-Graphene channel cylindrical GAA MOSFET
Maximum Transconductance,	$V_d = 0.1 V$	8.75 μS	77.25 μS	62.75 μS
g _m	$V_d = 0.8 V$	11 μS	79.50 μS	65.25 μS

Chapter 4

Conclusion

4.1 Summary

The structure of G⁴-FET and GAA MOSFET have been developed in 3D SILVACO/ATLAS. The maximum Drain current of G⁴-FET and GAA MOSFET has been calculated and compared. For all the three structures, potential profile can be controlled by the different gate bias and different structures of MOSFET to increase the quantum mechanical effect in carrier transport behavior. Threshold voltage, Subthreshold Swing (SS), Drain Induced Barrier Lowering (DIBL), Transconductanceare calculated and optimized and comparedwith the results of existing FET structure.

4.2 Suggestions for Future Work

This workperforms theoretical analysis of current-voltage relationship of G⁴-FET and GAA MOSFET and derives different parameters from simulation results. In the future, the challenge is topractically fabricate devices. This device can be used as fast switching device in Integrated circuitsince it has higher on-off current ratio compared to that of existing structures.

References

- [1] D. F. Herrick, Media Management in the Age of Giants: Business Dynamics of Journalism, Wiley-Blackwell, ISBN: 978-0-8, pp. 383, April 2003.
- [2] The invention of the transistor. Available in:https://web.stanford.edu/dept/HPS/TimLenoir/SiliconValley99/Transistor/RiordanH oddeson Inventtransistor.pdf
- [3] K. Okamoto, "Novel Theory on the Operation of Bipolar Junction TransistorUsing Internal Photovoltaic Effect Model", *ISDRS*, December 7-9, 2011.
- [4] P. Choudhary, T. Kapoor, "Structural and Electrical Analysis of Various MOSFET Designs", *IJERA*, Vol. 5, Issue 3, (Part -5), pp.16-19, 2015.
- [5] B. J. Blalock, S. Cristoloveanu, B. M. Dufrene, F. Allibert, and M. M. Mojarradi, "The Multiple-Gate MOS-JFET Transistor," *International Journal of High Speed Electronics and Systems*, vol. 12, no. 2, pp. 511-520, 2002.
- [6] International Technology Roadmap for Semiconductors: Process Integration, Devices and Structures, ed. p. 2, 2005. Available in: http://www.itrs.net/Links/2005ITRS/PIDS2005.pdf
- [7] P.Gulati and Mrs. M.Gupta, "Design and Characteristic Analysis of Gate All Around Nanowire MOSFET and Its Application", *IJIR*, Vol. 3, Issue-7, pp. 752-765, 2017.
- [8] T. Wang, L. Lou and C. Lee, "A Junctionless Gate-All-Around Silicon Nanowire FET of High Linearity and Its Potential Applications", *IEEE Electron Device Lett.*, Vol. 34, no. 4, pp. 478-480, 2013.
- [9] S. Bangsaruntip, G. M. Cohen, A. Majumdar and J. W. Sleight, "Universality of Short-Chennel Effects in Undoped-Body Silicon Nanowire MOSFETs", *IEEE Electron Device Lett.*, Vol. 31, no. 9, pp. 903-905, 2010.
- [10] A. Sharmaand S. Akashe, "Performance Analysis of Gate-All-Around Field Effect Transistor for CMOS Nanoscale Devices", *International Journal of Computer Applications*, Vol. 84, no. 10, pp. 44-48, 2013.
- [11] Z. Chen, D. Farmer, S. Xu, R. Gordon, P. Avouris, and J. Appenzeller, "Externally Assembled Gate-All-Around Carbon Nanotube Field-Effect Transistor", *IEEE Electron Device Lett.*, Vol. 29, no. 2, pp. 183-185, 2008.
- [12] S. Garg and P. M. Yadav, "Analytical Modeling and Characterization of Cylindrical Gate All Around MOSFET", *IJARSE*, Vol. 5, Issue-4, pp. 705-710, 2016.
- [13] T. K. Sachdeva, Dr. S. K. Aggarwal and Dr. A. K. Kushwaha, "Design, Analysis & Simulation of 30 nm Cylindrical Gate all around MOSFET", *IJARCCE*, Vol. 5, Issue-10, pp. 358-360, 2016.
- [14] K. P. Pradhan, M. R. Kumar, S. K. Mohapatra and P. K. Sahu, "Analytical modeling of threshold voltage for Cylindrical Gate All Around (CGAA) MOSFET using center potential", *Ain Shams Engineering Journal*, pp. 1171-1177, 2015.
- [15] S. U. Z. Khan, Md. S. Hossain, Md. O. Hossen, F. U. Rahman, R. Zaman and Q. D. M.

- Khosru, "Analytical Modeling of Gate Capacitance and Drain Current of Gate-all-around In_xGa_{1-x}As Nanowire MOSFET", 2nd ICED, pp. 89-93, 2014.
- [16] K. S. Kiran and K. J. Reddy, "Design and Simulation of group III-V Gate All around MOSFET", *IJRTI*, Vol. 1, Issue-3, pp. 42-46, 2016.
- [17] S. Jahangir, Q. D. M.Khosru and A. Haque, "Effect of Gate Bias on Channel in Depletion-All-Around Operation of the SOI Four-Gate Transistor", 5thICECE, pp. 953-957, 2008.
- [18] S. Jahangir and Q. D. M. Khosru, "A Numerical Model for Solving Two Dimensional Poisson-Schrödinger Equation in Depletion All Around Operation of the SOI Four Gate Transistor", *EDSSC*, pp. 473-476, 2009.
- [19] S. Jahangir, I. Jahangir, Q. D. M. Khosru and S. Hossain, "Ballistic Current-Voltage Model in Depletion-All-Around Operation of the SOI Four-Gate Transistor", *TENCON*, pp. 1927-1932, 2010.
- [20] S. Sayed, Md. I. Hossain, R. Huq, and M. Z. R. Khan, "Analytical Expression of the Three-Dimensional Potential Distribution of a SOI Four-Gate Transistor", 6th ICECE, pp. 195-198, 2010.
- [21] S. Sayed, M. I. Hossain, R. Huq, and M. Z. R. Khan,"Three Dimensional Modeling of SOI Four GateTransistors," *IEEE Nanotechnology Materials and Devices Conference*, pp. 383-388, 2010.
- [22]F. S. Snigdha, M. H. Bappy, N. Sultana, S. R. Shuvra, T. T. Chowdhury, and M. Z. R. Khan, "Analytical Modeling of the SOI Four-Gate Transistor Using Conformal Mapping", 7th ICECE, pp. 806-809, 2012.
- [23] S. Sayed, Md. I. Hossain, R. Huq,and M. Z. R. Khan, "Modeling of 3-D potential distribution for a thin film fully depleted P-channelG⁴-FET", *Journal of Electron Devices*, Vol. 11, pp. 576-582, 2011.
- [24] J. Y. Song, W. Y. Choi, J. H. Park, J. D. Lee, and B. G. Park, "Design Optimization of Gate-All-Around (GAA) MOSFETs", *IEEE Transactions on Nanotechnology*, Vol. 5, pp. 186-191, 2006.
- [25]H. A. E. Hamid, B. Iñíguez, and J. R. Guitart, "Analytical Model of the Threshold Voltage and Subthreshold Swing of Undoped Cylindrical Gate-All-Around-Based MOSFETs", *IEEE Transactions on Electron Devices*, Vol. 54, pp. 572-579, 2007.
- [26] B. Debnath, M. S. Islam, S. L. Noor, M. Hassan, A. F. M. S. Haq, and M. Z. R. Khan, "Simulation study of SOI four gate transistor", *ICDCS*, pp. 221-225, 2012.
- [27] M. S. Islam, B. Debnath, S. L. Noor, M. Hassan, A. F. M. S. Haq, and M. Z. R. Khan, "Threshold Voltage Sensitivity Reduction of SOI Four Gate Transistor", 7th ICECE, pp. 810-813, 2012.
- [28] A. F. M. S. Haq, S. L. Noor, M. Hassan, M. S. Islam, B. Debnath, and M. Z. R. Khan, "A Comparative Study of Potential Distribution of a Thin Film SOI p-channel Four Gate Transistor", 7th ICECE, pp. 818-821, 2012.
- [29]S. L. Noor, A. F. M. S. Haq, M. Hassan, B. Debnath, M. S. Islam, and M. Z. R. Khan, "Study of Threshold Voltage of p-channel Four Gate Transistor", *ICIEV*, 2013.

- [30] H. Mohammadi, H. Abdullah, and C. F. Dee, "Drain Breakdown Voltage Model of Fully-Depleted SOI Four-Gate MOSFETs", *ICEE*, pp. 1248-1253, 2016.
- [31]S. Sayed, M. I. Hossain, and M. Z. R. Khan,"A Subthreshold Swing Model for Thin Film Fully Depleted SOI Four-Gate Transistors", *IEEE Transactions on Electron Devices*, Vol. 59, pp. 854-857, 2012.
- [32]K. Akarvardar, S. Cristoloveanu, M. Bawedin, P. Gentil, B. J. Blalock, and D. Flandre, "Thin film fully-depleted SOI four-gate transistors," *Solid-StateElectron.*, Vol. 51, No. 2, pp. 278–284, 2007.
- [33] K. Akarvardar, S. Cristoloveanu, and P. Gentil, "Analytical modeling of the two-dimensional potential distribution and threshold voltage of the SOI four-gate transistor," *IEEE Trans. Electron Devices*, Vol. 53, No. 10,pp. 2569–2577, 2006.
- [34] Sayed S, and M. Z. R. Khan, "Analytical Modeling of SurfaceAccumulation Behavior of Fully Depleted SOI Four GateTransistors (G⁴-FETs)", *Solid-State Electronics*, Vol. 81, pp. 105–112, 2013.
- [35] K. Akarvardar, S. Cristoloveanu, P. Gentil, R. D. Schrimpf, and B. J. Balock, "Depletion-all-around operation of the SOI four-gatetransistor", *IEEE Transactions on Electron Devices*, Vol. 54, No. 2, pp. 323-331,2007.
- [36] B. Jena, K. P. Pradhan, S. Dash, G. P. Mishra, P. K. Sahu, and S. K. Mohapatra, "Performance analysis of undoped cylindrical gate all around (GAA) MOSFET at subthreshold regime", *Advances in Natural Sciences: Nanoscience and Nanotechnology*, pp. 1-4, 2015.
- [37] M. Khaouani, and A. G.-Bouazza, "Impact of multiple channels on the Characteristics of Rectangular GAA MOSFET", *IJECE*, Vol. 7, No. 4, pp. 1899-1905, 2017.
- [38] M. Kumar, R. S. Gupta, S. Haldar, and M. Gupta, "A Comparative Assessment of Schottky-Barrier Source/Drain GAA MOSFET with Conventional and Junctionless GAA MOSFETs", *INDICON*, 2013.

Appendix A

Flow chart for Device Simulation

