DSpace Repository

Quantum mechanical modeling of charge trapping/detrapping phenomena in CMOS devices with high-k stack gate dielectrics

Files in this item

This item appears in the following Collection(s)

Search BUET IR


Advanced Search

Browse

My Account