DSpace Repository
Effects of source drain underlap on the performance of silicon nanowire on insulator transistors
JavaScript is disabled for your browser. Some features of this site may not work without it.
| dc.contributor.advisor | Khosru, Dr. Quazi Deen Mohd. | |
| dc.contributor.author | Bhowmick, Sishir | |
| dc.date.accessioned | 2016-06-26T04:24:11Z | |
| dc.date.available | 2016-06-26T04:24:11Z | |
| dc.date.issued | 2008-12-28 | |
| dc.identifier.uri | http://lib.buet.ac.bd:8080/xmlui/handle/123456789/3376 | |
| dc.description.abstract | For abstracts please see full text | en_US |
| dc.language.iso | en | en_US |
| dc.publisher | Department of Electrical and Electronic Engineering, BUET | en_US |
| dc.subject | Transistors | en_US |
| dc.title | Effects of source drain underlap on the performance of silicon nanowire on insulator transistors | en_US |
| dc.type | Thesis-MSc | en_US |
| dc.contributor.id | 100606212 P | en_US |
| dc.identifier.accessionNumber | 106087 | |
| dc.contributor.callno | 623.84131/BHO/2008 | en_US |
Files in this item
This item appears in the following Collection(s)
-
Dissertations/Theses - Department of Electrical and Electronic Engineering
Post graduate dissertations (Theses) of Electrical and Electronic Engineering (EEE)