BUET ILS
BUET Institutional Repository: Home
→
Dissertation/Theses
→
Dissertation/Theses - Department of Electrical and Electronic Engineering
→
View Item

Design of C-testable carry save array multiplier using VHDL

Masud Uddin Bhuiyan, Mohammad

URI: http://lib.buet.ac.bd:8080/xmlui/handle/123456789/3384

Date: 2005-02-15

Abstract:

For abstracts please see full text

Show full item record

Files in this item

Name: Full Thesis.pdf

Size: 651.5Kb

Format: PDF

This item appears in the following Collection(s)

Dissertation/Theses - Department of Electrical and Electronic Engineering
Post graduate dissertations (Thesis) of Electrical and Electronic Engineering (EEE)

Search BUET IR

Advanced Search

Browse

All of IR
This Collection

My Account