DSpace Repository
Modeling of direct tunneling gate current and gate capacitance in deep submicron MOSFETs with high-K dielectric
JavaScript is disabled for your browser. Some features of this site may not work without it.
Files in this item
This item appears in the following Collection(s)
-
Dissertations/Theses - Department of Electrical and Electronic Engineering
Post graduate dissertations (Theses) of Electrical and Electronic Engineering (EEE)