dc.contributor.advisor | Ali, Dr. Md. Liakot | |
dc.contributor.author | Shabbir Ahmed, Kazi | |
dc.date.accessioned | 2016-10-03T07:15:28Z | |
dc.date.available | 2016-10-03T07:15:28Z | |
dc.date.issued | 2010-09 | |
dc.identifier.uri | http://lib.buet.ac.bd:8080/xmlui/handle/123456789/3848 | |
dc.description.abstract | Information security is now a burning issue in this era. A number of algorithms on cryptography have been proposed in the literatures. However Advanced Encryption Standard (AES) outperforms all other existing techniques for protecting data. AES can be implemented in software or in hardware. The hardware implementation offers high speed and better physical security than that of software implementation. This report presents the design of an AES processor using Verilog HDL and its implementation on FPGA hardware. The simulation results of the processor are also presented to show its proper functionality. The performance of the processor in terms of logic cell, latency and speed is measured and shown in this report. The proposed processor can be used as an Intellectual Property (IP) for developing various security applications. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Institute of Information and Communication Technology (IICT) | en_US |
dc.subject | Cryptography-FPGA-AES | en_US |
dc.title | FPGA implementation of an AES processor | en_US |
dc.type | Thesis-MSc | en_US |
dc.contributor.id | M 04053109 P | en_US |
dc.identifier.accessionNumber | 108859 | |
dc.contributor.callno | 005.82/SHA/2010 | en_US |