Koha online

Your cart is empty.
Normal view MARC view ISBD view

Design optimization of processvariation tolerant spoof surface plasmon polariton interconnect for chip-to-chip communication

by Faizul Bari, Md.
Publisher: Dhaka Department of Electrical and Electronic Engineering, BUET 2020Description: xi, 66 p.
Tags from this library: No tags from this library for this title. Add tag(s)
Log in to add tags.
    average rating: 0.0 (0 votes)
No physical items for this record

One CD-ROM

Includes bibliographies

There are no comments for this item.

Log in to your account to post a comment.