Cover image

Normal view MARC view ISBD view

Design of a built-in-self-test implemented AES crypto processor ASIC

by Shazzatur Rahman, Md.

Publisher: Dhaka Institute of Information and Communication Technology, BUET 2020Description: xii, 50 p.Subject(s): CryptographyOnline resources: Click here to access online

Tags from this library: No tags from this library for this title. Add tag(s)

Log in to add tags.

average rating: 0.0 (0 votes)

Holdings ( 1 )
Title notes
Comments ( 0 )

Item type	Current location	Call number	Copy number	Status	Date due	Barcode
Thesis	Central Library, BUET Reference section	005.82/SHA/2020 (Browse shelf)	1	Available		117647

Browsing Central Library, BUET Shelves , Shelving location: Reference section Close shelf browser

Previous	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available				Next
Previous	005.82 /ROY/2007 Design of a high speed crypto-processor ASIC for next generation IT security	005.82/SHA/2017 Development of a secure online voting system	005.82/SHA/2018 Development of a computer aided learning tool for cryptography	005.82/SHA/2020 Design of a built-in-self-test implemented AES crypto processor ASIC	005.8202/MEN/2014 Handbook of applied cryptography	005.8202/MEN/2014 Handbook of applied cryptography	005.8203/TIL/2005 Encyclopedia of cryptography and security	Next

One CD-ROM

Includes bibliographies

There are no comments for this item.

Log in to your account to post a comment.

Share